AS1163 datasheet(73/91 Pages) AMSOSRAM

73 / 91 page

AS1163

Command and register description

Datasheet • PUBLIC • Document Feedback

DS001075 • v2-00 • 2025-Nov-21

73 / 91

The OT_LOW_VALUE and OT_HIGH_VALUE are defined in the register. For reset values, the

overtemperature hysteresis (the difference between low threshold and high threshold) is 10

LSB.

7.13.7

SETOTTH (0x4B)

Set OVERTEMPTH register. This register contains low and high thresholds for temperature

check.

Payload is 24-bit. No answer (16-bit TEMPSTAT register if SR bit is set).

The OT_LOW_VALUE and OT_HIGH_VALUE are defined in the register. For reset values, the

overtemperature hysteresis (the difference between low threshold and high threshold) is 10

LSB.

7.13.8

READSETUP (0x4C)

Read SETUP register. No payload. Answer is 8-bit.

Table 30: Format of READSETUP register

Addr: 0x4C

READSETUP

Bit

Bit name

Default

Access

Bit description

FAST_PWM

0x0

This bit allows to control the PWM speed and by this the

dynamic range of the color:

0: 500Hz PWM frame rate with 15 bits dynamic range

1: 1000Hz PWM frame rate with 14 bits dynamic range

COM_INV

0x0

This bit does control the clock polarity for transmitted

telegrams in “MCU mode”. See chapter 6.5.3 for more

details.

CRC_EN

0x0

When set to 1, the CRC check is performed on all

received telegrams.

OTP_FSAVE

0x1

This bit controls how a device behaves when an OTP

signature error is detected:

0: Detected error will be set only the flag:

TEST_FLAG@STATUS

No error answer to P4EVENT command.

1: Detected error will set flag and put device into SLEEP

state

AS1163 数据表(PDF) 73 Page - ams-OSRAM AG

AS1163 数据表(HTML) 73 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载