数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC855T 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

部件名 MPC855T
功能描述  PowerQUICC??Family Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC855T 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button MPC855T Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 80 page
background image
MPC860 PowerQUICC™ Family Hardware Specifications, Rev. 8
Freescale Semiconductor
49
CPM Electrical Characteristics
Figure 50. CPM General-Purpose Timers Timing Diagram
11.6
Serial Interface AC Electrical Specifications
Table 19 provides the serial interface timings as shown in Figure 51 through Figure 55.
Table 19. SI Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
70
L1RCLK, L1TCLK frequency (DSC = 0)1, 2
SYNCCLK/2.5
MHz
71
L1RCLK, L1TCLK width low (DSC = 0)2
P + 10
ns
71a
L1RCLK, L1TCLK width high (DSC = 0)3
P + 10
ns
72
L1TXD, L1ST(1–4), L1RQ, L1CLKO rise/fall time
15.00
ns
73
L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time)
20.00
ns
74
L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)
35.00
ns
75
L1RSYNC, L1TSYNC rise/fall time
15.00
ns
76
L1RXD valid to L1CLK edge (L1RXD setup time)
17.00
ns
77
L1CLK edge to L1RXD invalid (L1RXD hold time)
13.00
ns
78
L1CLK edge to L1ST(1–4) valid 4
10.00
45.00
ns
78A
L1SYNC valid to L1ST(1–4) valid
10.00
45.00
ns
79
L1CLK edge to L1ST(1–4) invalid
10.00
45.00
ns
80
L1CLK edge to L1TXD valid
10.00
55.00
ns
80A
L1TSYNC valid to L1TXD valid 4
10.00
55.00
ns
81
L1CLK edge to L1TXD high impedance
0.00
42.00
ns
82
L1RCLK, L1TCLK frequency (DSC =1 )
16.00 or
SYNCCLK/2
MHz
83
L1RCLK, L1TCLK width low (DSC = 1)
P + 10
ns
83a
L1RCLK, L1TCLK width high (DSC = 1)3
P + 10
ns
CLKO
TIN/TGATE
(Input)
TOUT
(Output)
64
65
61
62
63
61
60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com