MPC855T datasheet(14/80 Pages) FREESCALE

14 / 80 page

MPC860 PowerQUICC™ Family Hardware Specifications, Rev. 8

Freescale Semiconductor

Layout Practices

where:

ΨJT = thermal characterization parameter

TT = thermocouple temperature on top of package

PD = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40 gauge

type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned

so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the

thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is

placed flat against the package case to avoid measurement errors caused by cooling effects of the

thermocouple wire.

7.6

References

Semiconductor Equipment and Materials International

(415) 964-5111

805 East Middlefield Rd.

Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) Specifications

800-854-7179 or

(Available from Global Engineering Documents)

303-397-7956

JEDEC Specifications

http://www.jedec.org

1. C.E. Triplett and B. Joiner, “An Experimental Characterization of a 272 PBGA Within an

Automotive Engine Controller Module,” Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.

2. B. Joiner and V. Adams, “Measurement and Simulation of Junction to Board Thermal Resistance

and Its Application in Thermal Modeling,” Proceedings of SemiTherm, San Diego, 1999,

pp. 212–220.

Layout Practices

Each V

DD pin on the MPC860 should be provided with a low-impedance path to the board’s supply. Each

GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive

distinct groups of logic on the chip. The VDD power supply should be bypassed to ground using at least

four 0.1 µF-bypass capacitors located as close as possible to the four sides of the package. The capacitor

leads and associated printed circuit traces connecting to chip VDD and GND should be kept to less than half

an inch per capacitor lead. A four-layer board employing two inner layers as VCC and GND planes is

recommended.

All output pins on the MPC860 have fast rise and fall times. Printed circuit (PC) trace interconnection

length should be minimized in order to minimize undershoot and reflections caused by these fast output

switching times. This recommendation particularly applies to the address and data buses. Maximum PC

trace lengths of 6 inches are recommended. Capacitance calculations should consider all device loads as

well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes

especially critical in systems with higher capacitive loads because these loads create higher transient

currents in the VCC and GND circuits. Pull up all unused inputs or signals that will be inputs during reset.

Special care should be taken to minimize the noise levels on the PLL supply pins.

MPC855T 数据表(PDF) 14 Page - Freescale Semiconductor, Inc

MPC855T 数据表(HTML) 14 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载