数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE3XF2 数据表(PDF) 75 Page - STMicroelectronics

部件名 ST7LITE3XF2
功能描述  8-bit MCU with single voltage Flash, data EEPROM, ADC, timers, SPI, LINSCI?
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE3XF2 数据表(HTML) 75 Page - STMicroelectronics

Back Button ST7LITE3XF2 Datasheet HTML 71Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 72Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 73Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 74Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 75Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 76Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 77Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 78Page - STMicroelectronics ST7LITE3XF2 Datasheet HTML 79Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 173 page
background image
ST7LITE3xF2
75/173
LITE TIMER (Cont’d)
11.3.4 Low Power Modes
11.3.5 Interrupts
Note: The TBxF and ICF interrupt events are con-
nected to separate interrupt vectors (see Inter-
rupts chapter).
They generate an interrupt if the enable bit is set in
the LTCSR1 or LTCSR2 register and the interrupt
mask in the CC register is reset (RIM instruction).
11.3.6 Register Description
LITE TIMER CONTROL/STATUS REGISTER 2
(LTCSR2)
Read / Write
Reset Value: 0x00 0000 (x0h)
Bits 7:2 = Reserved, must be kept cleared.
Bit 1 = TB2IE Timebase 2 Interrupt enable.
This bit is set and cleared by software.
0: Timebase (TB2) interrupt disabled
1: Timebase (TB2) interrupt enabled
Bit 0 = TB2F Timebase 2 Interrupt Flag.
This bit is set by hardware and cleared by software
reading the LTCSR2 register. Writing to this bit
has no effect.
0: No Counter 2 overflow
1: A Counter 2 overflow has occurred
LITE
TIMER
AUTORELOAD
REGISTER
(LTARR)
Read / Write
Reset Value: 0000 0000 (00h)
Bits 7:0 = AR[7:0] Counter 2 Reload Value.
These bits register is read/write by software. The
LTARR value is automatically loaded into Counter
2 (LTCNTR) when an overflow occurs.
Mode
Description
SLOW
No effect on Lite timer
(this peripheral is driven directly
by fOSC/32)
WAIT
No effect on Lite timer
ACTIVE-HALT No effect on Lite timer
HALT
Lite timer stops counting
Interrupt
Event
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Active
Halt
Exit
from
Halt
Timebase 1
Event
TB1F
TB1IE
Yes
Yes
No
Timebase 2
Event
TB2F
TB2IE
Yes
No
No
IC Event
ICF
ICIE
Yes
No
No
70
0
000
00
TB2IE
TB2F
70
AR7
AR7
AR7
AR7
AR3
AR2
AR1
AR0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com