| 数据搜索系统,热门电子元器件搜索 |
|
STR730FZ1T7 数据表(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR730FZ1T7 数据表(HTML) 41 Page - STMicroelectronics |
|
41 / 52 page ![]() STR73xFxx Electrical parameters 41/52 NRSTIN pin The NRSTIN pin input driver is CMOS. A permanent pull-up is present which is the same as RPU (see : General characteristics on page 38) Subject to general operating conditions for VDD and TA unless otherwise specified. 1. Data based on characterization results, not tested in production. 2. Hysteresis voltage between Schmitt trigger switching levels. 3. Data guaranteed by design, not tested in production. Figure 19. Recommended NRSTIN pin protection1) 1. The RPU pull-up equivalent resistor is based on a resistive transistor. 2. The reset network protects the device against parasitic resets. 3. The user must ensure that the level on the NRSTIN pin can go below the VIL(NRSTIN) max. level specified in Table 25. Otherwise the reset will not be taken into account internally. Table 25. Reset pin characteristics Symbol Parameter Conditions Min Typ 1) Max Unit VIL(NRSTIN) NRSTIN Input low level voltage 1) 0.3 VDD V VIH(NRSTIN) NRSTIN Input high level voltage 1) 0.7 VDD Vhys(NRSTIN) NRSTIN Schmitt trigger voltage hysteresis 2) 800 mV VF(RSTINn) NRSTIN Input filtered pulse3) 500 ns VNF(RSTINn) NRSTIN Input not filtered pulse3) 2µs VRP(RSTINn) NRSTIN removal after Power-up3) 100 µs 0.01 μF EXTERNAL RESET CIRCUIT Required STR7X Filter RPU VDD INTERNAL RESET |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |