ST63156 datasheet(34/86 Pages) STMICROELECTRONICS

34 / 86 page

Figure 33. Hardware Activated Watchdog Block Diagram

Figure 34. Hardware Activated Watchdog

Working Principle

The hardware activated digital watchdog function

consists of a down counter that is automatically ini-

tialized after reset so that this function does not

need to be activated by the user program. As the

watchdog function is always activated this down

counter can not be used as a timer. The watchdog

is using one data space register (HWDR location

D8h). The watchdog register is set to FEh on reset

and immediately starts to count down, requiring no

software start. Similarly the hardware activated

watchdog can not be stopped or delayed by soft-

ware.

The watchdog time can be programmed using the 6

MSbits in the watchdog register, this gives the possi-

bility to generate a reset in a time between 3072 to

196608 oscillator cycles in 64 possible steps (With a

clock frequency of 8MHz this means from 384

µsto

24.576ms). The reset is prevented if the register is

reloaded with the desired value before bits 2-7

decrement from all zeros to all ones.

The presence of the hardware watchdog deactivates

the STOP instruction and a WAIT instruction is auto-

matically executed instead of a STOP. Bit 1 of the

watchdog register (set to one at reset) can be used

to generate a software reset if cleared to zero).

HARDWARE ACTIVATED DIGITAL WATCHDOG

FUNCTION

ST63140,142,126,156

30/82

ST63156 数据表(PDF) 34 Page - STMicroelectronics