数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72141K 数据表(PDF) 39 Page - STMicroelectronics

部件名 ST72141K
功能描述  8-BIT MCU WITH ELECTRIC-MOTOR CONTROL, ADC, 16-BIT TIMERS, SPI INTERFACE
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72141K 数据表(HTML) 39 Page - STMicroelectronics

Back Button ST72141K Datasheet HTML 35Page - STMicroelectronics ST72141K Datasheet HTML 36Page - STMicroelectronics ST72141K Datasheet HTML 37Page - STMicroelectronics ST72141K Datasheet HTML 38Page - STMicroelectronics ST72141K Datasheet HTML 39Page - STMicroelectronics ST72141K Datasheet HTML 40Page - STMicroelectronics ST72141K Datasheet HTML 41Page - STMicroelectronics ST72141K Datasheet HTML 42Page - STMicroelectronics ST72141K Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 132 page
background image
ST72141K
39/132
MISCELLANEOUS REGISTER (Cont’d)
7.4 Miscellaneous Register Description
MISCELLANEOUS REGISTER (MISCR)
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7 = XT16
MTC and SPI clock selection
This bit is set and cleared by software. The maxi-
mum allowed frequency is 4MHz.
0: MTC and SPI clock supplied with fOSC/2
1: MTC and SPI clock supplied with fOSC/4
Bit 6 = SSM
SS mode selection
This bit is set and cleared by software.
0: Normal mode - the level of the SPI SS signal is
the external SS pin.
1: I/O mode, the level of the SPI SS signal is read
from the SSI bit.
Bit 5 = SSI
SS internal mode
This bit replaces the SS pin of the SPI when the
SSM bit is set to 1. (see SPI description). It is set
and cleared by software.
Bits 4:3 = IS1[1:0]
EI1 sensitivity
The interrupt sensitivity defined using the IS1[1:0]
bits combination is applied to the EI1 external in-
terrupts. These two bits can be written only when
the I bit of the CC register is set to 1 (interrupt
masked).
EI1: Port B
Bits 2:1 = IS0[1:0]
EI0 sensitivity
The interrupt sensitivity defined using the IS0[1:0]
bits combination is applied to the EI1 external in-
terrupts. These two bits can be written only when
the I bit of the CC register is set to 1 (interrupt
masked).
EI0: Port A
Bit 0 = SMS
Slow mode select
This bit is set and cleared by software.
0: Normal mode. fCPU = fOSC / 2
1: Slow mode. fCPU = fOSC / 32
See sections on low power consumption mode
and MCC for more details.
Table 9. Miscellaneous Register Map and Reset Values
70
XT16 SSM
SSI
IS11
IS10
IS01
IS00
SMS
IS11 IS10
External Interrupt Sensitivity
0
0
Falling edge & low level
0
1
Rising edge only
1
0
Falling edge only
1
1
Rising and falling edge
IS01 IS00
External Interrupt Sensitivity
0
0
Falling edge & low level
0
1
Rising edge only
1
0
Falling edge only
1
1
Rising and falling edge
Address
(Hex.)
Register
Label
7654
3210
0020h
MISCR
Reset Value
XT16
0
SSM
0
SSI
0
IS11
0
IS10
0
IS01
0
IS00
0
SMS
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com