ST72C254G2 datasheet(79/135 Pages) STMICROELECTRONICS

79 / 135 page

ST72104G, ST72215G, ST72216G, ST72254G

79/135

I2C BUS INTERFACE (Cont’d)

11.4.5 Low Power Modes

11.4.6 Interrupts

Figure 46. Event Flags and Interrupt Generation

Note: The I2C interrupt events are connected to

the same interrupt vector (see Interrupts chapter).

They generate an interrupt if the corresponding

Enable Control Bit is set and the I-bit in the CC reg-

ister is reset (RIM instruction).

Mode

Description

WAIT

No effect on I2C interface.

I2C interrupts cause the device to exit from WAIT mode.

HALT

I2C registers are frozen.

In HALT mode, the I2C interface is inactive and does not acknowledge data on the bus. The I2C interface

resumes operation when the MCU is woken up by an interrupt with “exit from HALT mode” capability.

Interrupt Event

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

10-bit Address Sent Event (Master mode)

ADD10

ITE

Yes

End of Byte Transfer Event

BTF

Yes

Address Matched Event (Slave mode)

ADSEL

Yes

Start Bit Generation Event (Master mode)

Yes

Acknowledge Failure Event

Yes

Stop Detection Event (Slave mode)

STOPF

Yes

Arbitration Lost Event (Multimaster configuration)

ARLO

Yes

Bus Error Event

BERR

Yes

BTF

ADSL

STOPF

ARLO

BERR

EVF

INTERRUPT

ITE

* EVF can also be set by EV6 or an error from the SR2 register.

ADD10

ST72C254G2 数据表(PDF) 79 Page - STMicroelectronics

ST72C254G2 数据表(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载