数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72C254G2 数据表(PDF) 36 Page - STMicroelectronics

部件名 ST72C254G2
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72C254G2 数据表(HTML) 36 Page - STMicroelectronics

Back Button ST72C254G2 Datasheet HTML 32Page - STMicroelectronics ST72C254G2 Datasheet HTML 33Page - STMicroelectronics ST72C254G2 Datasheet HTML 34Page - STMicroelectronics ST72C254G2 Datasheet HTML 35Page - STMicroelectronics ST72C254G2 Datasheet HTML 36Page - STMicroelectronics ST72C254G2 Datasheet HTML 37Page - STMicroelectronics ST72C254G2 Datasheet HTML 38Page - STMicroelectronics ST72C254G2 Datasheet HTML 39Page - STMicroelectronics ST72C254G2 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 135 page
background image
ST72104G, ST72215G, ST72216G, ST72254G
36/135
10 MISCELLANEOUS REGISTERS
The miscellaneous registers allow control over
several different features such as the external in-
terrupts or the I/O alternate functions.
10.1 I/O PORT INTERRUPT SENSITIVITY
The external interrupt sensitivity is controlled by
the ISxx bits of the Miscellaneous register and the
OPTION BYTE. This control allows having two ful-
ly independent external interrupt source sensitivi-
ties with configurable sources (using EXTIT option
bit) as shown in Figure 23 and Figure 24.
Each external interrupt source can be generated
on four different events on the pin:
s
Falling edge
s
Rising edge
s
Falling and rising edge
s
Falling edge and low level
To guarantee correct functionality, the sensitivity
bits in the MISCR1 register must be modified only
when the I bit of the CC register is set to 1 (inter-
rupt masked). See I/O port register and Miscella-
neous register descriptions for more details on the
programming.
10.2 I/O PORT ALTERNATE FUNCTIONS
The MISCR registers manage four I/O port miscel-
laneous alternate functions:
s
Main clock signal (fCPU) output on PC2
s
SPI pin configuration:
– SS pin internal control to use the PB7 I/O port
function while the SPI is active.
– Master output capability on MOSI pin (PB4)
deactivated while the SPI is active.
– Slave output capability on MISO pin (PB5) de-
activated while the SPI is active.
These functions are described in detail in the Sec-
tion 10.3 ”MISCELLANEOUS REGISTER DE-
SCRIPTION” on page 37.
Figure 23. Ext. Interrupt Sensitivity (EXTIT=0)
Figure 24. Ext. Interrupt Sensitivity (EXTIT=1)
ei0
INTERR UPT
SOURCE
IS00
IS01
MISCR1
SENSITI VITY
CONTROL
PA7
PA0
PC5
PC0
PB7
PB0
IS10
IS11
MISCR1
SENSITI VITY
CONTROL
ei1
INTERR UPT
SOURCE
PA7
PA0
IS00
IS01
MISCR1
SENSI TIVITY
CONTROL
ei0
INTER RUPT
SOURCE
ei1
INTER RUPT
SOURCE
IS10
IS11
MISCR1
SENSI TIVITY
CONTROL
PB7
PB0
PC5
PC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com