数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE05 数据表(PDF) 102 Page - STMicroelectronics

部件名 ST7LITE05
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE05 数据表(HTML) 102 Page - STMicroelectronics

Back Button ST7LITE05 Datasheet HTML 98Page - STMicroelectronics ST7LITE05 Datasheet HTML 99Page - STMicroelectronics ST7LITE05 Datasheet HTML 100Page - STMicroelectronics ST7LITE05 Datasheet HTML 101Page - STMicroelectronics ST7LITE05 Datasheet HTML 102Page - STMicroelectronics ST7LITE05 Datasheet HTML 103Page - STMicroelectronics ST7LITE05 Datasheet HTML 104Page - STMicroelectronics ST7LITE05 Datasheet HTML 105Page - STMicroelectronics ST7LITE05 Datasheet HTML 106Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 122 page
background image
ST7LITE0, ST7SUPERLITE
102/122
13.11 8-BIT ADC CHARACTERISTICS
TA = -40°C to 125°C, unless otherwise specified
Figure 86. RAIN max. vs fADC with CAIN=0pF
3)
Figure 87. Recommended CAIN/RAIN values
4)
Figure 88. Typical Application with ADC
Notes:
1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
2. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then
always valid.
3.CPARASITIC represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad ca-
pacitance (3pF). A high CPARASITIC value will downgrade conversion accuracy. To remedy this, fADC should be reduced.
4. This graph shows that depending on the input signal variation (fAIN), CAIN can be increased for stabilization and to allow
the use of a larger serial resistor (RAIN). It is valid for all fADC frequencies ≤ 4MHz.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
4
MHz
VAIN
Conversion voltage range
VSS
VDD
V
RAIN
External input resistor
10 1)
k
CADC
Internal sample and hold capacitor
VDD=5V
3
pF
tSTAB
Stabilization time after ADC enable
fCPU=8MHz, fADC=4MHz
0 2)
µs
tCONV
Conversion time (tSAMPLE+tHOLD)3
tSAMPLE Sample capacitor loading time
4
1/fADC
tHOLD
Hold conversion time
8
0
5
10
15
20
25
30
35
40
45
010
30
70
CPARASITIC (pF)
4 MHz
2 MHz
1 MHz
0.1
1
10
100
1000
0.01
0.1
1
10
fAIN(KHz)
Cain 10 nF
Cain 22 nF
Cain 47 nF
AINx
ST72XXX
VDD
IL
±1
µA
VT
0.6V
VT
0.6V
CADC
3pF
VAIN
RAIN
8-Bit A/D
Conversion
2k
Ω(max)
CAIN
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com