19/33

STA308

3.11 Channel 3 Volume (address 0Bh)

3.12 Channel 4 Volume (address 0Ch)

3.13 Channel 5 Volume (address 0Dh)

3.14 Channel 6 Volume (address 0Eh)

3.15 Channel 7 Volume (address 0Fh)

3.16 Channel 8 Volume (address 10h)

The Volume structure of the STA308 consists of individual volume registers for each channel and a master vol-

ume register that provides an offset to each channels volume setting. The individual channel volumes are ad-

justable in 0.5dB steps from +24dB to -103dB. As an example if C5V = 0Bh or +18.5dB and MV = 21h or -

16.5dB, then the total gain for channel 5 = +2dB. The Master Mute when set to 1 will mute all channels at once,

whereas the individual channel mutes(CxM) will mute only that channel. Both the Master Mute and the Channel

Mutes provide a "soft mute" with the volume ramping down to mute in 8192 samples from the maximum volume

setting at the internal processing rate(~192kHz). A "hard mute" can be obtained by commanding a value of all

1's(255) to any channel volume register or the master volume register. When volume offsets are provided via

the master volume register any channel that whose total volume is less than -103dB will be muted. All changes

in volume take place at zero-crossings when ZCE = 1(configuration register B) on a per channel basis as this

creates the smoothest possible volume transitions. When ZCE=0, volume updates will occur immediately.

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C3V7

C3V6

C3V5

C3V4

C3V3

C3V2

C3V1

C3V0

RST

0

0

1

1000

0

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C4V7

C4V6

C4V5

C4V4

C4V3

C4V2

C4V1

C4V0

RST

00

1

1

0

0

0

0

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C5V7

C5V6

C5V5

C5V4

C5V3

C5V2

C5V1

C5V0

RST

00

1

1

0

0

0

0

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C6V7

C6V6

C6V5

C6V4

C6V3

C6V2

C6V1

C6V0

RST

00

1

1

0

0

0

0

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C7V7

C7V6

C7V5

C7V4

C7V3

C7V2

C7V1

C7V0

RST

00

1

1

0

0

0

0

BIT

D7

D6

D5

D4

D3

D2

D1

D0

NAME

C8V7

C8V6

C8V5

C8V4

C8V3

C8V2

C8V1

C8V0

RST

00

1

1

0

0

0

0