ADE7569 datasheet(32/148 Pages) AD

32 / 148 page

Preliminary Technical Data

ADE75xx/ADE71xx

Rev. PrE | Page 32 of 148

OPERATING MODES

PSM0 (NORMAL MODE)

In PSM0, normal operating mode, VSW is connected to VDD. All

of the analog and digital circuitries powered by VINTD and VINTA

are enabled by default. The default clock frequency for PSM0,

Fcore, established during a power-on-reset or software reset, is

TBD MHz.

PSM1 (BATTERY MODE)

In PSM1, VSW is connected to VBAT. In this operating mode, the

8052 core and all of the digital circuitry are enabled by default.

The analog circuitry for the ADE energy metering DSP

automatically start up again once the VDD supply is above TBD

V if the PWRDN bit in the MODE1 register (0x0B) is cleared.

The default Fcore for PSM1, established during a power-on-reset

or software reset, is 1.024 MHz.

PSM2 (SLEEP MODE)

PSM2 is a low power consumption sleep mode for use in battery

operation. In this mode, VSW is connected to VBAT. All of the

2.5V digital and analog circuitry powered through VINTA and

VINTD is disabled, including the MCU core, resulting in the

following:

The RAM in the MCU is no longer valid.

The program counter for the 8052, also held in volatile

memory, becomes invalid when the 2.5V supply is shut

down. Therefore, the program will not resume from where

it left off but will always start from the power on reset

vector when the ADE75XX/ADE71XX comes out of PSM2.

The 3.3V peripherals Temperature ADC, VBAT ADC, VDCIN ADC,

RTC and LCD are active in PSM2. They can be enabled or

disabled to reduce power consumption and are configured for

PSM2 operation when the MCU core is active—see the

individual peripherals for more information on their PSM2

configuration. The ADE75XX/ADE71XX remains in PSM2

until an event occurs to wake it up.

In PSM2, the ADE75XX/ADE71XX provides 4 scratch pad

RAM SFR that are maintained during this mode. These SFRs

can be used to save data from PSM0 or PSM1 modes when

entering PSM2 modes - see Table 16 to Table 20.

In PSM2, the ADE75XX/ADE71XX maintains some SFRs – see

Table 24. The SFRs that are not listed in this table should be

restored when the part enters PSM0 or PSM1 frm PSM2 mode.

Table 24. SFR maintained in PSM2

I/O configuration

Power Supply monitoring

Interrupt pins configuration SFR

(INTPR, 0xFF)

Peripheral Configuration SFR

(PERIPH, 0xF4)

Port 0 Weak pull-up enable SFR

(PINMAP0, 0xB2)

Port 1 Weak pull-up enable SFR

(PINMAP1, 0xB3)

Port 2 Weak pull-up enable SFR

(PINMAP2, 0xB4)

Scratch Pad 1 SFR (SCRATCH1,

0xFB)

Scratch Pad 2 SFR (SCRATCH2,

0xFC)

Scratch Pad 3 SFR (SCRATCH3,

0xFD)

Scratch Pad 4 SFR (SCRATCH4,

0xFE)

Battery detection threshold SFR

(BATVTH, 0xFA)

Battery Switchover

Configuration SFR (BATPR,

0xF5)

Battery ADC value SFR

(BATADC, 0xDF)

Peripheral ADC Strobe Period

SFR (STRBPER, 0xF9)

Temperature and Voltage ADC

Delta SFR (DIFFPROG, 0xF3)

VDCIN ADC value SFR

(VDCINADC, 0xEF)

Temperature ADC value SFR

(TEMPADC, 0xD7)

Peripherals – RTC

Peripherals - LCD

RTC Nominal Compensation

SFR (RTCCOMP, 0xF6)

RTC Temperature

Compensation SFR (TEMPCAL,

0xF7)

RTC Configuration SFR

(TIMECON, 0xA1)

Hundredths of a Second

Counter SFR (HTHSEC, 0xA2)

Seconds Counter SFR (SEC,

0xA3)

Minutes Counter SFR (MIN,

0xA4)

Hours Counter SFR (HOUR,

0xA5)

Alarm Interval SFR (INTVAL,

0xA6)

LCD Segment Enable 2 SFR

(LCDSEGE2, 0xED)

LCD Configuration Y SFR

(LCDCONY, 0xB1)

LCD Configuration X SFR

(LCDCONX, 0x9C)

LCD Configuration SFR

(LCDCON, 0x95)

LCD Clock SFR (LCDCLK,

0x96)

LCD Segment Enable SFR

(LCDSEGE, 0x97)

ADE7569 数据表(PDF) 32 Page - Analog Devices

ADE7569 数据表(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载