T80C5112-RKSCL datasheet(33/97 Pages) ATMEL

33 / 97 page

Rev. B - November 10, 2000

Preliminary

T80C5112

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a donÕt-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A

only, the master must send an address where bit 0 is clear (e.g. 1111

0000b

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a donÕt care bit. To communicate with slaves B and C, but

not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111

0011b

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2

clear (e.g. 1111

0001b

11.2.2. Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as

donÕt-care bits, e.g.:

SADDR

0101 0110b

SADEN

1111 1100b

Broadcast =SADDR OR SADEN

1111 111Xb

The use of donÕt-care bits provides flexibility in defining the broadcast address, however in most applications, a

broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:

SADDR

1111 0001b

SADEN

1111 1010b

Broadcast

1111 1X11b,

Slave B:

SADDR

1111 0011b

SADEN

1111 1001b

Broadcast

1111 1X11B,

Slave C:

SADDR=

1111 0010b

SADEN

1111 1101b

Broadcast

1111 1111b

For slaves A and B, bit 2 is a donÕt care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the

master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send

and address FBh.

11.2.3. Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX

XXXXb

(all donÕt-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards

compatible with the 80C51 microcontrollers that do not support automatic address recognition.

11.3. Baud Rate Selection for UART for mode 1 and 3

The Baud Rate Generator for transmit and receive clocks can be selected separately via the T2CON and BDRCON

registers.

T80C5112-RKSCL 数据表(PDF) 33 Page - ATMEL Corporation

T80C5112-RKSCL 数据表(HTML) 33 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

数据表下载

链接网址

T80C5112-RKSCL 数据表(PDF) 33 Page - ATMEL Corporation

T80C5112-RKSCL 数据表(HTML) 33 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

数据表 下载

链接网址

数据表下载