数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA335BWS 数据表(PDF) 41 Page - STMicroelectronics

部件名 STA335BWS
功能描述  2.1-channel high-efficiency digital audio system
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA335BWS 数据表(HTML) 41 Page - STMicroelectronics

Back Button STA335BWS Datasheet HTML 37Page - STMicroelectronics STA335BWS Datasheet HTML 38Page - STMicroelectronics STA335BWS Datasheet HTML 39Page - STMicroelectronics STA335BWS Datasheet HTML 40Page - STMicroelectronics STA335BWS Datasheet HTML 41Page - STMicroelectronics STA335BWS Datasheet HTML 42Page - STMicroelectronics STA335BWS Datasheet HTML 43Page - STMicroelectronics STA335BWS Datasheet HTML 44Page - STMicroelectronics STA335BWS Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 68 page
background image
STA335BWS
Register description
41/68
6.6.3
Binary output mode clock loss detection
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
6.6.4
LRCK double trigger protection
Actively prevents double trigger of LRCLK.
6.6.5
Auto EAPD on clock loss
When active, issues a power device power down signal (EAPD) on clock loss detection.
6.6.6
IC power down
The PWDN register is used to place the IC in a low-power state. When PWDN is written
as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted
to power down the power-stage, then the master clock to all internal hardware expect the
I2C block is gated. This places the IC in a very low power consumption state.
6.6.7
External amplifier power down
The EAPD register directly disables/enables the internal power circuitry.
When EAPD = 0, the internal power section is placed on a low-power state (disabled). This
register also controls the DDX4B/EAPD output pin when OCFG = 10.
Bit
R/W
RST
Name
Description
3
R/W
1
BCLE
Binary output mode clock loss detection enable
Bit
R/W
RST
Name
Description
4
R/W
1
LDTE
LRCLK double trigger protection enable
Bit
R/W
RST
Name
Description
5
R/W
0
ECLE
Auto EAPD on clock loss
Bit
R/W
RST
Name
Description
7R/W
1
PWDN
0: IC power down low-power condition
1: IC normal operation
Bit
R/W
RST
Name
Description
7
R/W
0
EAPD
0: External power stage power down active
1: Normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com