STV2310 datasheet(18/112 Pages) STMICROELECTRONICS

18 / 112 page

Functional Description

STV2310

18/112

The external HSync pulse can be synchronised to the End of Active Video (EAV) and the Start of

Active Video (SAV) pulses, or initialized according to the usual analog H/V pulse using the

HSYNC_SAV bit in the DDECCONT25 register.

4.3

Input Sample Rate Conversion

4.3.1

General Description

An Input Sample Rate Converter (ISRC) converts the acquisition pixel rate to a clock domain

virtually locked to the color subcarrier. This ISRC is controlled by a subcarrier phased-locked loop

(Chroma PLL). This enables comb filtering and chroma demodulation to be carried out on various

subcarrier frequencies using the same system clock sampling frequency.

The Input SRC uses the data provided by the front-end ADCs to process both the CVBS and C

flows (in the event of separated Y/C inputs, the CVBS flow = Y flow). The same processing is

applied to the CVBS and C data.

When the input video standard has been identified, its subcarrier frequency (fSC) is known and the

Chroma PLL is locked. The Input SRC transforms the input data captured at the 27-MHz system

clock sampling frequency (fS) to the subcarrier clock domain frequency (4 x fSC).

Figure 9: AGC Flowchart

Code

1020

256/244

807 + 8x

772 + 8x

Points/Line

Threshold

108

Threshold

Line

220

Hsync Pulse Bottom Period

Small Amplitude Signal

for Hsync Pulse Bottom Period

Luma Low Signal Detection Threshold

Luma Saturation Threshold

0 to 65

CVBS Saturation Threshold

STV2310 数据表(PDF) 18 Page - STMicroelectronics

STV2310 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载