| 数据搜索系统,热门电子元器件搜索 |
|
STW5095 数据表(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW5095 数据表(HTML) 15 Page - STMicroelectronics |
|
15 / 73 page ![]() Functional description STw5095 14/72 Figure 3. Power up block diagram 4.4 Master clock The master clock pin (AMCK) accepts any frequency from 4 MHz to 32 MHz. The 4-32 MHz range is divided in sub-ranges that have to be programmed in bits CKRANGE in CR30. The jitter and spectral properties of this clock have a direct impact on the DAC and ADC performance because it is used to directly or by integer division drive the continuous-time to sampled-time interfaces. Note that AMCK clock des not need to have any relation to any other digital or analog input or output. AMCK can be either a squarewave or a sinewave, bit AMCKSIN in CR30 selects the proper input mode. When a sinewave is used as input, AMCK pin must be decoupled with a capacitor. Specification for sinusoidal input can be found in Section 10.2: AMCK with sinusoidal input on page 55. The AMCK clock is not needed when only analog functions are used. For this purpose an internal oscillator with no external components can be used to operate the device (see Analog-only operation on page 19). POWERUP ENANA STw5095 ENMIXL ENMIXL ENHPVCM ENHPL ENLS ENHPR ENMICR ENMICL ENLINR ENLINL ENOSC ENADCR ENADCL ENDACR ENDACL AUDIO I/F ENLOL ENLOR ENHSD ENPLL DAMAST ENDAOCK ADMAST ENADOCK MBIAS ENAMCK ENDACKGEN ENADCKGEN ENOSC=1 ENOSC=0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |