STPCE1EEBC datasheet(72/87 Pages) STMICROELECTRONICS

72 / 87 page

DESIGN GUIDELINES

72/87

Release 1.3 - January 29, 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

6.4.2. MEMORY INTERFACE

6.4.2.1. Introduction

In order to achieve SDRAM memory interfaces

which work at clock frequencies of 100 MHz and

above, careful consideration has to be given to the

timing of the interface with all the various electrical

and physical constraints taken into consideration.

The guidelines described below are related to

SDRAM components on DIMM modules. For

applications where the memories are directly

soldered to the motherboard, the PCB should be

laid out such that the trace lengths fit within the

constraints shown here. The traces could be

slightly shorter since the extra routing on the

DIMM PCB is no longer present but it is then up to

the user to verify the timings.

6.4.2.2. SDRAM Clocking Scheme

The SDRAM Clocking Scheme deserves a special

mention here. Basically the memory clock is

generated on-chip through a PLL and goes

directly to the MCLKO output pin of the STPC. The

nominal frequency is 100 MHz. Because of the

high load presented to the MCLK on the board by

the DIMMs it is recommended to rebuffer the

MCLKO signal on the board and balance the skew

to the clock ports of the different DIMMs and the

MCLKI input pin of STPC.

6.4.2.3. Board Layout Issues

The physical layout of the motherboard PCB

assumed in this presentation is as shown in Figure

6-17. Because all of the memory interface signal

balls are located in the same region of the STPC

device, it is possible to orientate the device to

reduce the trace lengths. The worst case routing

length to the DIMM1 is estimated to be 100 mm.

Solid power and ground planes are a must in order

to provide good return paths for the signals and to

reduce EMI and noise. Also there should be ample

high frequency decoupling between the power

and ground planes to provide a low impedance

path between the planes for the return paths for

signal routings which change layers. If possible,

the traces should be routed adjacent to the same

power or ground plane for the length of the trace.

For the SDRAM interface, the most critical signal

is the clock. Any skew between the clocks at the

SDRAM components and the memory controller

will impact the timing budget. In order to get well

matched

clocks

all

components

recommended that all the DIMM clock pins, STPC

Figure 6-16. Clock Scheme

MCLKI

MCLKO

PLL

MA[ ] + Control

MD[63:0]

SDRAM

CONTROLLER

STPCE1EEBC 数据表(PDF) 72 Page - STMicroelectronics

STPCE1EEBC 数据表(HTML) 72 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载