| 数据搜索系统,热门电子元器件搜索 |
|
STV1602A 数据表(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV1602A 数据表(HTML) 16 Page - STMicroelectronics |
|
16 / 22 page ![]() Descrambler NZRI to NRZ conversion DC SX SY Phase Comparator VCO RSE DL DL DIX DIN ADS TN1 ESO ESI FV F A B C D E From equalizer Figure 16 : Serial Data Input and PLL on the printed circuit board. Encircling those two nodes by a ground guarding is an efficient method to prevent errors caused by an ”antenna effect”. Through FV (Pin 35) one can adjust the free run- ning frequency; when the FV Voltage is equal to VEE, the free running frequency is the lowest; the voltage adjustment can be performed by using a variable resistor connected between FV and VEE. RSE (Pin 22) selects the VCO frequency range; High : 140 to 270MHz, Low : 100 to 145MHz. When TN1 (Pin 6) is set High, input signals are disabled and the VCO free runs. The capacitor connected between TN1 and GND avoids mislock- ing problem when the power supply is switched on. Data detection Serial data edges are detected and go through low pass filter. The processed signal is available at DPR (Pin 35).DPR goes High when an input signal is detected, otherwise it stays Low. The driving capability of this pin is weak. It is recommended to load it with a high impedance CMOS or equivalent. 5. NRZI To NRZ conversion, descrambler Serial data delivered by the identifier is available in differential mode, SX (Pin 4) and SY (Pin 3). At the same time, to recover the original data, NRZI to NRZ conversion and descrambling are performed. PLL D Data (NRZI) Clock Serial Signal Data (NRZ) Figure 17 : NRZI to NRZ conversion D1 D2 D3 D4 D5 D6 D7 D8 D9 Out In Figure 18 : x 9 +x4 + 1 Descrambler D1 D2 D3 D4 D5 D6 D7 D8 D9 Out In D10 Figure 19 : Actual x 9 +x4 + 1 Descrambler 6. Serial to parallel conversion After descrambling, serial data is sent to a 30-bit register to detect the sync word (TRS). When the sequence 111111111100000000000000000000is detected, sync word detection signal is output, the counter which divides the clock frequency by 10 is initialized and data is converted to parallel (10-bit word) to be output. STV1602A 16/22 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |