H8SLASH300H datasheet(39/552 Pages) RENESAS

39 / 552 page

Section 2 CPU

CPU30H2C_000120030300

Rev. 3.00 May 15, 2007 Page 7 of 516

REJ09B0152-0300

Section 2 CPU

This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward compatible with

the H8/300 CPU, and supports only normal mode, which has a 64-Kbyte address space.

• Upward-compatible with H8/300 CPUs

Can execute H8/300 CPUs object programs

Additional eight 16-bit extended registers

32-bit transfer and arithmetic and logic instructions are added

Signed multiply and divide instructions are added.

• General-register architecture

Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers,

or eight 32-bit registers

• Sixty-two basic instructions

8/16/32-bit data transfer and arithmetic and logic instructions

Multiply and divide instructions

Powerful bit-manipulation instructions

• Eight addressing modes

Absolute address [@aa:8, @aa:16, @aa:24]

Immediate [#xx:8, #xx:16, or #xx:32]

Program-counter relative [@(d:8,PC) or @(d:16,PC)]

Memory indirect [@@aa:8]

• 64-Kbyte address space

• High-speed operation

All frequently-used instructions execute in one or two states

8/16/32-bit register-register add/subtract: 2 states

× 8-bit register-register multiply:

14 states

16 ÷ 8-bit register-register divide:

14 states

× 16-bit register-register multiply:

22 states

32 ÷ 16-bit register-register divide:

22 states

H8/300H 数据表(PDF) 39 Page - Renesas Technology Corp

H8/300H 数据表(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载