数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/300H 数据表(PDF) 21 Page - Renesas Technology Corp

部件名 H8/300H
功能描述  Renesas 16-Bit Single-Chip Microcomputer
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/300H 数据表(HTML) 21 Page - Renesas Technology Corp

Back Button H8/300H Datasheet HTML 17Page - Renesas Technology Corp H8/300H Datasheet HTML 18Page - Renesas Technology Corp H8/300H Datasheet HTML 19Page - Renesas Technology Corp H8/300H Datasheet HTML 20Page - Renesas Technology Corp H8/300H Datasheet HTML 21Page - Renesas Technology Corp H8/300H Datasheet HTML 22Page - Renesas Technology Corp H8/300H Datasheet HTML 23Page - Renesas Technology Corp H8/300H Datasheet HTML 24Page - Renesas Technology Corp H8/300H Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 552 page
background image
Rev. 3.00 May 15, 2007 Page xxi of xxxii
Figures
Section 1 Overview
Figure 1.1 Internal Block Diagram of H8/38602R Group .............................................................. 2
Figure 1.2 Pin Assignment of H8/38602R Group (TNP-32) .......................................................... 3
Figure 1.3 Pin Assignment of H8/38602R Group (32P6U-A)........................................................ 3
Section 2 CPU
Figure 2.1 Memory Map................................................................................................................. 8
Figure 2.2 CPU Registers ............................................................................................................... 9
Figure 2.3 Usage of General Registers .........................................................................................10
Figure 2.4 Relationship between Stack Pointer and Stack Area................................................... 11
Figure 2.5 General Register Data Formats (1).............................................................................. 13
Figure 2.5 General Register Data Formats (2).............................................................................. 14
Figure 2.6 Memory Data Formats................................................................................................. 15
Figure 2.7 Instruction Formats...................................................................................................... 26
Figure 2.8 Branch Address Specification in Memory Indirect Mode ........................................... 30
Figure 2.9 On-Chip Memory Access Cycle.................................................................................. 32
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)..................................... 33
Figure 2.11 CPU Operating States................................................................................................ 34
Figure 2.12 State Transitions ........................................................................................................ 35
Figure 2.13 Example of Timer Configuration with Two Registers Allocated to
Same Address ............................................................................................................ 36
Section 3 Exception Handling
Figure 3.1 Reset Exception Handling Sequence........................................................................... 45
Figure 3.2 Block Diagram of Interrupt Controller........................................................................ 54
Figure 3.3 Flow up to Interrupt Acceptance ................................................................................. 55
Figure 3.4 Interrupt Exception Handling Sequence...................................................................... 56
Figure 3.5 Stack Status after Exception Handling ........................................................................ 57
Figure 3.6 Operation when Odd Address is Set in SP .................................................................. 58
Figure 3.7 PFCR and PMRB (or AEGSR) Setting and Interrupt Request
Flag Clearing Procedure .............................................................................................. 59
Section 4 Clock Pulse Generators
Figure 4.1 Block Diagram of Clock Pulse Generators.................................................................. 63
Figure 4.2 Typical Connection to Crystal Resonator.................................................................... 66
Figure 4.3 Typical Connection to Ceramic Resonator.................................................................. 66
Figure 4.4 Example of External Clock Input ................................................................................ 67
Figure 4.5 Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator................................ 68
Figure 4.6 Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator.................................. 69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com