HD6417618A datasheet(411/646 Pages) RENESAS

411 / 646 page

Section 14 Serial Communication Interface with FIFO (SCIF)

Rev. 6.00 Jun. 12, 2007 Page 379 of 610

REJ09B0131-0600

In transmitting serial data, the SCIF operates as follows:

1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the

data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that

the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to

SCFTDR. The number of data bytes that can be written is (16 – transmit trigger setting).

2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive

transmit operations are performed until there is no transmit data left in SCFTDR. When the

number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the

FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register

(SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is

generated.

If clock output mode is selected, the SCIF outputs eight synchronous clock pulses. If an

external clock source is selected, the SCIF outputs data in synchronization with the input

clock. Data is output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).

3. The SCIF checks the SCFTDR transmit data at the timing for sending the MSB (bit 7). If data

is present, the data is transferred from SCFTDR to SCTSR, the MSB (bit 7) is sent, and then

serial transmission of the next frame is started. If there is no transmit data, the TEND flag in

SCFSR is set to 1, the MSB (bit 7) is sent, and then the TxD pin holds the states.

4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 14.14 shows an example of SCIF transmit operation.

Synchronization

clock

Serial data

TDFE

TEND

Data written to SCFTDR

and TDFE flag cleared

to 0 by TXI interrupt

handler

One frame

Bit 0

LSB

TXI

interrupt

request

MSB

Bit 1

Bit 6

Bit 7

Bit 0

Bit 1

TXI

interrupt

request

Figure 14.14 Example of SCIF Transmit Operation

HD6417618A 数据表(PDF) 411 Page - Renesas Technology Corp

HD6417618A 数据表(HTML) 411 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载