HD6417618A datasheet(413/646 Pages) RENESAS

413 / 646 page

Section 14 Serial Communication Interface with FIFO (SCIF)

Rev. 6.00 Jun. 12, 2007 Page 381 of 610

REJ09B0131-0600

In receiving, the SCIF operates as follows:

1. The SCIF synchronizes with serial clock input or output and initializes internally.

2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the

data, the SCIF checks the receive data can be loaded from SCRSR into SCFRDR or not. If this

check is passed, the SCIF stores the received data in SCFRDR. If the check is not passed

(overrun error is detected), further reception is prevented.

3. After setting RDF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCSCR,

the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the RIE

bit or REIE bit in SCSCR is also set to 1, the SCIF requests a break interrupt (BRI).

Figure 14.17 shows an example of SCIF receive operation.

Synchronization

clock

Serial data

RDF

ORER

Data read from

SCFRDR and

RDF flag cleared

to 0 by RXI

interrupt handler

One frame

Bit 7

LSB

RXI

interrupt

request

MSB

Bit 0

Bit 6

Bit 7

Bit 0

Bit 1

BRI interrupt request

by overrun error

RXI

interrupt

request

Figure 14.17 Example of SCIF Receive Operation

HD6417618A 数据表(PDF) 413 Page - Renesas Technology Corp

HD6417618A 数据表(HTML) 413 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载