| 数据搜索系统,热门电子元器件搜索 |
|
HD6417618A 数据表(PDF) 139 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618A 数据表(HTML) 139 Page - Renesas Technology Corp |
|
139 / 646 page ![]() Section 7 Bus State Controller (BSC) Rev. 6.00 Jun. 12, 2007 Page 107 of 610 REJ09B0131-0600 The block diagram of the BSC is shown in figure 7.1. CMNCR CS0WCR CS6BWCR CS0BCR CS6BBCR SDCR RTCSR RTCNT RTCOR Comparator Bus mastership controller Wait controller Area controller Internal master module Internal slave module Memory controller Refresh controller BSC CS0, CS3, CS4, CS5B (CE1A), CS6B (CE1B) WAIT MD5 IOIS16 A25 to A0, D15 to D0, BS, RD/WR, RD, WE1 (BE1, DQMLU, WE), WE0 (BE0, DQMLL), ICIOWR, ICIORD, RAS, CAS, CKE, CE2A, CE2B [Legend] CMNCR: Common control register CSnWCR: CSn space wait control register (n = 0, 3, 4, 5B, 6B) RWTCNT: Reset wait counter CSnBCR: CSn space bus control register (n = 0, 3, 4, 5B, 6B) SDCR: SDRAM control register RTCSR: Refresh timer control/status register RTCNT: Refresh timer counter RTCOR: Refresh time constant register RWTCNT Figure 7.1 Block Diagram of BSC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |