| 数据搜索系统,热门电子元器件搜索 |
|
HD6417618A 数据表(PDF) 142 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618A 数据表(HTML) 142 Page - Renesas Technology Corp |
|
142 / 646 page ![]() Section 7 Bus State Controller (BSC) Rev. 6.00 Jun. 12, 2007 Page 110 of 610 REJ09B0131-0600 Area P4 (H'E0000000 to H'EFFFFFFF) is an I/O area and is allocated to internal register addresses. Therefore, area P4 does not become shadow space. Area 0 (CS0) H'00000000 H'20000000 H'40000000 H'60000000 H'80000000 H'A0000000 H'C0000000 H'E0000000 Area 1 (reserved) Area 2 (reserved) Area 3 (CS3) Area 4 (CS4) Area 5A (reserved) Area 6A (reserved) Area 7 (reserved) Physical address space Address Space P0 P1 P2 P3 P4 Area 5B (CS5B) Area 6B (CS6B) Figure 7.2 Address Space 7.3.3 Address Map The external address space has a capacity of 256 Mbytes and is divided into five areas. Types of memory to be connected and the data bus width are specified for individual areas. The address map for the external address space is shown in table 7.2. Table 7.2 Address Map 1 (CMNCR.MAP = 0) Physical Address Area Memory to be Connected Capacity H'00000000 to H'03FFFFFF Area 0 Normal memory 64 Mbytes H'04000000 to H'07FFFFFF Area 1 Reserved area* 64 Mbytes H'08000000 to H'0BFFFFFF Area 2 Reserved area* 64 Mbytes H'0C000000 to H'0FFFFFFF Area 3 Normal memory Byte-selection SRAM SDRAM 64 Mbytes |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |