数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 896 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 896 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 892Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 893Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 894Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 895Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 896Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 897Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 898Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 899Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 900Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 896 / 1158 page
background image
Section 17 I
2C Bus Interface 2 (IIC2)
Rev.1.00 Jun. 07, 2006 Page 844 of 1102
REJ09B0294-0100
No
Yes
RDRF = 1?
No
Yes
RDRF = 1?
No
Yes
STOP = 1?
No
Yes
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
Master receive mode
[1]
Clear TEND, set to master receive mode, then clear TDRE*1*2
[2]
Set acknowledge to the transmitting device*1*2
[3]
Dummy read ICDRR*1*2
[4]
Wait for 1 byte of data to be received*2
[5]
Check if (last receive -1)*2
[6]
Read the receive data*2
[7]
Set acknowledge of the last byte. Disable continuous reception
(RCVD = 1).*2
[8]
Read receive data of (last byte -1).*2
[9]
Wait for the last byte to be received
[10] Clear the STOP flag
[11] Issue the stop condition
[12] Wait for the creation of stop condition
[13] Read the receive data of the last byte
[14] Clear RCVD to 0
[15] Set to slave receive mode
Clear TEND in ICSR
Set TRS = 0 (ICCRA)
Clear TDRE in ICSR
Set ACKBT = 0 (ICIER)
Dummy read ICDRR
Dummy read ICSR
Last
receive -1?
Read ICDRR
Set ACKBT = 1 (ICIER)
Set RCVD = 1 (ICCRA)
Read ICDRR
Read RDRF in ICSR
Clear STOP in ICSR
Write BBSY = 0 and
SCP = 0
Read STOP in ICSR
Read ICDRR
Set RCVD = 0 (ICCRA)
Set MST = 0 (ICCRA)
End
Note: 1.
Do not generate an interrupt during steps [1] to [3].
2.
For one-byte reception, steps [2] to [6] do not need to be executed. After step [1], execute step [7].
In step [8], read ICDRR (dummy read).
Figure 17.15 Sample Flowchart for Master Receive Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com