数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 1012 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 1012 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1008Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1009Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1010Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1011Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1012Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1013Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1014Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1015Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1016Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1012 / 1158 page
background image
Section 22 Clock Pulse Generator
Rev.1.00 Jun. 07, 2006 Page 960 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
13 to 11
All 0
R/W
Reserved
Although these bits are readable/writable, only 0 should
be written to.
10
9
8
ICK2
ICK1
ICK0
0
1
0
R/W
R/W
R/W
System Clock (I
φ) Select
These bits select the frequency of the system clock
provided to the CPU, DMAC, and DTC. The ratio to the
input clock is as follows:
ICK (2:0) MD_CLK = 0
MD_CLK = 1
000:
× 4
× 2
001:
× 2
× 1
010:
× 1
× 1/2
011:
× 1/2
Setting prohibited
1XX:
Setting prohibited
The frequencies of the peripheral module clock and
external bus clock change to the same frequency as the
system clock if the frequency of the system clock is
lower than that of the two clocks.
7
0
R/W
Reserved
Although this bit is readable/writable, only 0 should be
written to.
6
5
4
PCK2
PCK1
PCK0
0
1
0
R/W
R/W
R/W
Peripheral Module Clock (P
φ) Select
These bits select the frequency of the peripheral
module clock. The ratio to the input clock is as follows:
PCK (2:0) MD_CLK = 0
MD_CLK = 1
000:
× 4
× 2
001:
× 2
× 1
010:
× 1
× 1/2
011:
× 1/2
Setting prohibited
1XX:
Setting prohibited
The frequency of the peripheral module clock should be
lower than that of the system clock. Though these bits
can be set so as to make the frequency of the
peripheral module clock higher than that of the system
clock, the clocks will have the same frequency in reality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com