TDA9111 datasheet(23/43 Pages) STMICROELECTRONICS

23 / 43 page

TDA9111

23/43

OPERATING DESCRIPTION

1 GENERAL CONSIDERATIONS

1.1 Power Supply

The typical values of the power supply voltages

VCC and VDD are 12 V and 5 V respectively. Opti-

mum operation is obtained for VCC between 10.8

and 13.2 V and VDD between 4.5 and 5.5 V.

In order to avoid erratic operation of the circuit dur-

ing the transient phase of VCC switching on, or off,

the value of VCC is monitored: if VCC is less than

7.5 V typ., the outputs of the circuit are inhibited.

Similarly, before VDD reaches 4 V, all the I

2C reg-

ister are reset to their default value (see I2C Con-

trol Table).

In order to have very good power supply rejection,

the circuit is internally supplied by several voltage

references (typ. value: 8.2 V). Two of these volt-

age references are externally accessible, one for

the vertical and one for the horizontal part. They

can be used to bias external circuitry (if ILOAD is

less than 5 mA). It is necessary to filter the voltage

references by external capacitors connected to

ground, in order to minimize the noise and conse-

quently the “jitter” on vertical and horizontal output

signals.

1.2 I2C Control

TDA9111 belongs to the I2C controlled device

family. Instead of being controlled by DC voltages

on dedicated control pins, each adjustment can be

done via the I2C Interface.

The I2C bus is a serial bus with a clock and a data

input. The general function and the bus protocol

are specified in the Philips-bus data sheets.

The inputs (Data and Clock) are comparators with

a 2.2 V threshold at 5 V supply. Spikes of up to 50

ns are filtered by an integrator and the maximum

clock speed is limited to 400 kHz.

The data line (SDA) can be used bidirectionally. In

read-mode the IC sends reply information

(1 byte) to the micro-processor.

The bus protocol prescribes a full-byte transmis-

sion in all cases. The first byte after the start con-

dition is used to transmit the IC-address (hexa 8C

for write, 8D for read).

1.3 Write Mode

In write mode the second byte sent contains the

subaddress of the selected function to adjust (or

controls to affect) and the third byte the corre-

sponding data byte. It is possible to send more

than one data byte to the IC. If after the third byte

no stop or start condition is detected, the circuit in-

crements automatically by one the momentary

subaddress in the subaddress counter (auto-incre-

ment mode). So it is possible to transmit immedi-

ately the following data bytes without sending the

IC address or subaddress. This can be useful to

reinitialize all the controls very quickly (flash man-

ner). This procedure can be finished by a stop con-

dition.

The circuit has 18 adjustment capabilities: 3 for the

horizontal part, 4 for the vertical, 3 for the

E/W correction, 2 for the dynamic horizontal phase

control, 2 for the vertical and horizontal Moiré op-

tions, 3 for the horizontal and the vertical dynamic

focus and 1 for the B+ reference adjustment.

18 bits are also dedicated to several controls (ON/

OFF, Horizontal Forced Frequency, Sync Priority,

Detection Refresh and XRAY reset).

1.4 Read Mode

During the read mode the second byte transmits

the reply information.

The reply byte contains the horizontal and vertical

lock/unlock status, the XRAY activation status,

and the horizontal and vertical polarity detection. It

also contains the sync detection status which is

used by the MCU to assign the sync priority. A

stop condition always stops all the activities of the

bus decoder and switches to high impedance both

the data and clock line (SDA and SCL).

See I2C subaddress and control tables.

1.5 Sync Processor

The internal sync processor allows the TDA9111

to accept:

– separated horizontal & vertical TTL-compatible

sync signal

– composite horizontal & vertical TTL-compatible

sync signal

1.6 Sync Identification Status

The MCU can read (address read mode: 8D) the

status register via the I2C bus, and then select the

sync priority depending on this status.

Among other data this register indicates the pres-

ence of sync pulses on H/HVIN, VSYNCIN and

(when 12 V is supplied) whether a Vext has been

extracted from H/HVIN. Both horizontal and verti-

cal sync are detected even if only 5 V is supplied.

TDA9111 数据表(PDF) 23 Page - STMicroelectronics

TDA9111 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载