数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA9111 数据表(PDF) 26 Page - STMicroelectronics

部件名 TDA9111
功能描述  LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TDA9111 数据表(HTML) 26 Page - STMicroelectronics

Back Button TDA9111 Datasheet HTML 22Page - STMicroelectronics TDA9111 Datasheet HTML 23Page - STMicroelectronics TDA9111 Datasheet HTML 24Page - STMicroelectronics TDA9111 Datasheet HTML 25Page - STMicroelectronics TDA9111 Datasheet HTML 26Page - STMicroelectronics TDA9111 Datasheet HTML 27Page - STMicroelectronics TDA9111 Datasheet HTML 28Page - STMicroelectronics TDA9111 Datasheet HTML 29Page - STMicroelectronics TDA9111 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 43 page
background image
TDA9111
26/43
Figure 9.
The VCO uses an external RC network. It delivers
a linear sawtooth obtained by the charge and the
discharge of the capacitor, with a current propor-
tional to the current in the resistor. The typical
thresholds of the sawtooth are 1.6 V and 6.4 V.
The control voltage of the VCO is between 1.4 V
and 6.4 V (see Figure 9). The theoretical frequen-
cy range of this VCO is in the ratio of 1 to 4.5. The
effective frequency range has to be smaller (1 to
4.2) due to clamp intervention on the filter lowest
value.
The sync frequency must always be higher than
the free running frequency. For example, when us-
ing a sync range between 25 kHz and 100 kHz,
the suggested free running frequency is 22 kHz.
PLL1 ensures the coincidence between the lead-
ing edge of the sync signal and a phase reference
REF1 obtained by comparison between the saw-
tooth of the VCO and an internal DC voltage Vb.
Vb is I
2C adjustable between 2.9 V and 4.2 V (cor-
responding to
±10 %) (see Figure 10).
The TDA9111 also includes a Lock/Unlock identi-
fication block which senses in real time whether
PLL1 is locked or not on the incoming horizontal
sync signal. This information is available through
I2C, and also on pin 3 if HLock/Unlock option has
been set through Subaddress 02,D8.
Figure 10. PLL1 Timing Diagram
RS
FLIP FLOP
0
0.875THTH
C0
5
1.6V
6.4V
4I0
I0
2
(1.4V<V7<6.4V)
PLL1F
(Loop Filter)
7
I0
6
R0
1.6V
6.4V
The PLL1 ensures the exact coincidence between the
signal phase REF and HSYNC. A
±10% T
H phase
adjustment is possible around the 3.5V point.
Phase REF1 is obtained by comparison between
the sawtooth and a DC voltage adjustable between
2.9 V and 4.2 V.
HO SC
Sawtooth
7/8 TH
1/8 TH
6.4V
Ref. for H Position
Vb
(2.9V<Vb<4.2V)
1.6V
REF1
HSync



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com