| 数据搜索系统,热门电子元器件搜索 |
|
TDA9115 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA9115 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 45 page ![]() TDA9115 22/45 (start of vertical sawtooth ramp on the VOut pin) 1: Permanent blanking - high blanking level in composite signal on pin HLckVBk is per- manent Sad17/D1 - VOutEn Vertical Output Enable 0: Disabled, VoffVOut on VOut pin (see 6.5 Vertical section) 1: Enabled, vertical ramp with vertical position offset on VOut pin Sad17/D2 - HBOutEn Horizontal and B+ Output Enable 0: Disabled, levels corresponding to “power transistor off” on HOut and BOut pins (high for HOut, high or low for BOut, depending on BOutPol bit). 1: Enabled, horizontal deflection drive signal on HOut pin providing that it is not inhibited by another internal event (activated XRay protection). B+ drive signal on BOut pin. Programming the bit to 1 after prior value of 0, will initiate soft start mechanism of horizontal drive and of B+ DC/DC convertor Sad17/D3 - BOHEdge Selection of Edge of Horizontal drive signal to phase B+ drive Output signal on BOut pin. Only applies if the bit BOutPh is set to 1, otherwise BOHEdge has no effect. 0: Falling edge 1: Rising edge Sad17/D4,D5,D6,D7 - THM, TVM, TH, TV Test bits. They must be kept at 0 level by appli- cation S/W. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |