数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313VRGDFA 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

部件名 MPC8313VRGDFA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313VRGDFA 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button MPC8313VRGDFA Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
10
Freescale Semiconductor
Power Characteristics
and VDDC) before the I/O voltage (GVDD, LVDD, and OVDD) and assert PORESET before the power
supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise
to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies
(I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating
PORESET.
Note that there is no specific power down sequence requirement for the MPC8313E. I/O voltage supplies
(GVDD, LVDD, and OVDD) do not have any ordering requirements with respect to one another.
Figure 3. Power-Up Sequencing Example
3
Power Characteristics
The estimated typical power dissipation, not including I/O supply power, for this family of MPC8313E
devices is shown in Table 4. Table 5 shows the estimated typical I/O power dissipation.
Table 4. MPC8313E Power Dissipation1
1 The values do not include I/O supply power or AV
DD, but do include core, USB PLL, and a portion of SerDes
digital power (not including XCOREVDD, XPADVDD, or SDAVDD, which all have dedicated power supplies for
the SerDes PHY).
Core Frequency
(MHz)
CSB Frequency
(MHz)
Typical2
2 Typical power is based on a voltage of V
DD = 1.05 V and an artificial smoker test running at room
temperature.
Maximum for
Rev. 1.0
Silicon3
3 Maximum power is based on a voltage of V
DD = 1.05 V, a junction temperature of TJ = 105°C, and an artificial
smoker test.
Maximum for
Rev. 2.x or Later
Silicon3
Unit
333
167
820
1020
1200
mW
400
133
820
1020
1200
mW
t
90%
V
Core Voltage (VDD, VDDC)
I/O Voltage (GVDD, GVDD, and OVDD)
0
0.7 V
PORESET
tSYS_CLK_IN/tPCI_SYNC_IN >= 32 clocks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com