数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313VRGDFA 数据表(PDF) 11 Page - Freescale Semiconductor, Inc

部件名 MPC8313VRGDFA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313VRGDFA 数据表(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button MPC8313VRGDFA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8313VRGDFA Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
Freescale Semiconductor
11
Power Characteristics
Table 5 describes a typical scenario where blocks with the stated percentage of utilization and impedances
consume the amount of power described.
1
Table 6 shows the estimated core power dissipation of the MPC8313E while transitioning into the
D3 warm low-power state.
Table 5. MPC8313E Typical I/O Power Dissipation
Interface
Parameter
GVDD
(1.8 V)
GVDD
(2.5 V)
NVDD
(3.3 V)
LVDDA/
LVDDB
(3.3 V)
LVDDA/
LVDDB
(2.5 V)
LVDD
(3.3 V)
Unit
Comments
DDR 1, 60% utilization,
50% read/write
Rs = 22 Ω
Rt = 50 Ω
single pair of clock
capacitive load: data = 8 pF,
control address = 8 pF,
clock = 8 pF
333 MHz,
32 bits
0.355
——
——
W
266 MHz,
32 bits
0.323
——
——
W
DDR 2, 60% utilization,
50% read/write
Rs = 22 Ω
Rt = 75 Ω
single pair of clock
capacitive load: data = 8 pF,
control address = 8 pF,
clock = 8 pF
333 MHz,
32 bits
0.266
W
266 MHz,
32 bits
0.246
W
PCI I/O load = 50 pF
33 MHz
0.120
W
66 MHz
0.249
W
Local bus I/O load = 20 pF
66 MHz
0.056
W
50 MHz
0.040
W
TSEC I/O load = 20 pF
MII,
25 MHz
0.008
W
Multiple by
number of
interface
used
RGMII,
125 MHz
0.078
0.044
W
USBDR controller load = 20 pF
60 MHz
0.078
W
Other I/O
0.015
W
Table 6. MPC8313E Low-Power Modes Power Dissipation1
1 All interfaces are enabled. For further power savings, disable the clocks to unused
blocks.
333-MHz Core, 167-MHz CSB2
2 The interfaces are run at the following frequencies: DDR: 333 MHz, eLBC 83 MHz,
PCI 33 MHz, eTSEC1 and TSEC2: 167 MHz, SEC: 167 MHz, USB: 167 MHz. See
the SCCR register for more information.
Rev. 1.0 3
3 This is maximum power in D3 Warm based on a voltage of 1.05 V and a junction
temperature of 105
°C.
Rev. 2.x or
Later3
Unit
D3 warm
400
425
mW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com