数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313ECVRGDDA 数据表(PDF) 43 Page - Freescale Semiconductor, Inc

部件名 MPC8313ECVRGDDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313ECVRGDDA 数据表(HTML) 43 Page - Freescale Semiconductor, Inc

Back Button MPC8313ECVRGDDA Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 47Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
Freescale Semiconductor
43
High-Speed Serial Interfaces (HSSI)
Figure 30 shows the SerDes reference clock connection reference circuits for a single-ended clock driver.
It assumes the DC levels of the clock driver are compatible with the MPC8313E SerDes reference clock
input’s DC requirement.
Figure 30. Single-Ended Connection (Reference Only)
9.2.4
AC Requirements for SerDes Reference Clocks
The clock driver selected should provide a high quality reference clock with low-phase noise and
cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and
is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise
occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50
Ω to match the
transmission line and reduce reflections which are a source of noise to the system.
Table 40 describes some AC parameters for SGMII protocol.
Table 40. SerDes Reference Clock Common AC Parameters
At recommended operating conditions with XVDD_SRDS1 or XVDD_SRDS2 = 1.0 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
Rising edge rate
Rise edge rate
1.0
4.0
V/ns
2, 3
Falling edge rate
Fall edge rate
1.0
4.0
V/ns
2, 3
Differential input high voltage
VIH
+200
mV
2
Differential input low voltage
VIL
–200
mV
2
SD
n_REF_CLK
SD
n_REF_CLK
100
Ω Differential PWB Trace
Clock Driver
CLK_Out
Single-Ended CLK
Driver Chip
MPC8313E
33
Ω
Total 50
Ω. Assume clock driver’s
output impedance is about 16
Ω.
50
Ω
SerDes Refer.
CLK Receiver
50
Ω
50
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com