数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8313ECVRGDDA 数据表(PDF) 81 Page - Freescale Semiconductor, Inc

部件名 MPC8313ECVRGDDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8313ECVRGDDA 数据表(HTML) 81 Page - Freescale Semiconductor, Inc

Back Button MPC8313ECVRGDDA Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 83Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 84Page - Freescale Semiconductor, Inc MPC8313ECVRGDDA Datasheet HTML 85Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 100 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2.1
Freescale Semiconductor
81
Clocking
20.2
Core PLL Configuration
RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300
core clock (core_clk). Table 68 shows the encodings for RCWL[COREPLL]. COREPLL values that are
not listed in Table 68 should be considered as reserved.
NOTE
Core VCO frequency = core frequency
× VCO divider. The VCO divider,
which is determined by RCWLR[COREPLL], must be set properly so that
the core VCO frequency is in the range of 400–800 MHz.
Table 68. e300 Core PLL Configuration
RCWL[COREPLL]
core_clk : csb_clk Ratio1
1 For core_clk:csb_clk ratios of 2.5:1 and 3:1, the core_clk must not exceed its maximum operating frequency of
333 MHz.
VCO Divider (VCOD)2
2 Core VCO frequency = core frequency × VCO divider. Note that VCO divider has to be set properly so that the core
VCO frequency is in the range of 400–800 MHz.
0–1
2–5
6
nn
0000
0
PLL bypassed
(PLL off,
csb_clk clocks core directly)
PLL bypassed
(PLL off,
csb_clk clocks core directly)
11
nnnn
nn/a
n/a
00
0001
01:1
2
01
0001
01:1
4
10
0001
01:1
8
00
0001
11.5:1
2
01
0001
11.5:1
4
10
0001
11.5:1
8
00
0010
02:1
2
01
0010
02:1
4
10
0010
02:1
8
00
0010
12.5:1
2
01
0010
12.5:1
4
10
0010
12.5:1
8
00
0011
03:1
2
01
0011
03:1
4
10
0011
03:1
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com