| 数据搜索系统,热门电子元器件搜索 |
|
MPC8313ECVRGDF 数据表(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313ECVRGDF 数据表(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 100 page ![]() MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1 Freescale Semiconductor 17 DDR and DDR2 SDRAM Figure 4 illustrates the DDR input timing diagram showing the tDISKEW timing parameter. Figure 4. DDR Input Timing Diagram 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon Parameter Symbol 1 Min Max Unit Notes MCK[ n] cycle time, MCK[n]/MCK[n] crossing tMCK 610 ns 2 ADDR/CMD output setup with respect to MCK tDDKHAS ns 3 333 MHz 2.1 — 266 MHz 2.5 — ADDR/CMD output hold with respect to MCK tDDKHAX ns 3 333 MHz 2.4 — 266 MHz 3.15 — MCS[ n] output setup with respect to MCK tDDKHCS ns 3 333 MHz 2.4 — 266 MHz 3.15 — MCS[ n] output hold with respect to MCK tDDKHCX ns 3 333 MHz 2.4 — 266 MHz 3.15 — MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MDQ//MDM output setup with respect to MDQS tDDKHDS, tDDKLDS ps 5 333 MHz 800 — 266 MHz 900 — MDQ//MDM output hold with respect to MDQS tDDKHDX, tDDKLDX ps 5 333 MHz 900 — 266 MHz 1100 — MDQS preamble start tDDKHMP –0.5 × tMCK – 0.6 –0.5 × tMCK + 0.6 ns 6 MCK[ n] MCK[ n] tMCK MDQ[ x] MDQS[ n] D1 D0 tDISKEW tDISKEW |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |