数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY7C68053 数据表(PDF) 36 Page - Cypress Semiconductor

部件名 CY7C68053
功能描述  MoBL-USB FX2LP18 USB Microcontroller
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C68053 数据表(HTML) 36 Page - Cypress Semiconductor

Back Button CY7C68053_09 Datasheet HTML 32Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 33Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 34Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 35Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 36Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 37Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 38Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 39Page - Cypress Semiconductor CY7C68053_09 Datasheet HTML 40Page - Cypress Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 36 / 40 page
background image
CY7C68053
Document # 001-06120 Rev *I
Page 36 of 40
9.13.4 Sequence Diagram of a Single and Burst Asynchronous Write
Figure 25 illustrates the timing relationship of the SLAVE FIFO
write in an asynchronous mode. The diagram shows a single
write followed by a burst write of 3 bytes and committing the
4-byte-short packet using PKTEND.
At t = 0 the FIFO address is applied, ensuring that it meets the
setup time of tSFA. If SLCS is used, it must also be asserted
(SLCS may be tied low in some applications).
At t = 1 SLWR is asserted. SLWR must meet the minimum
active pulse of tWRpwl and minimum inactive pulse width of
tWRpwh. If the SLCS is used, it must be asserted before SLWR
is asserted.
At t = 2, data must be present on the bus tSFD before the
deasserting edge of SLWR.
At t = 3, deasserting SLWR causes the data to be written from
the data bus to the FIFO and then the FIFO pointer is
incremented. The FIFO flag is also updated after tXFLG from
the deasserting edge of SLWR.
The same sequence of events is shown for a burst write and is
indicated by the timing marks of T = 0 through 5.
Note In the burst write mode, once SLWR is deasserted, the data
is written to the FIFO and then the FIFO pointer is incremented
to the next byte in the FIFO. The FIFO pointer is post
incremented.
In Figure 25 when the four bytes are written to the FIFO and
SLWR is deasserted, the short 4-byte packet can be committed
to the host using the PKTEND. The external device must be
designed to not assert SLWR and the PKTEND signal at the
same time. It must be designed to assert the PKTEND after
SLWR is deasserted and meet the minimum deasserted pulse
width. The FIFOADDR lines are to be held constant during the
PKTEND assertion.
PKTEND
SLWR
FLAGS
DATA
Figure 25. Slave FIFO Asynchronous Write Sequence and Timing Diagram[16]
tWRpwh
tWRpwl
tXFLG
N
tSFD
N+1
tXFLG
tSFA
tFAH
FIFOADR
SLCS
tWRpwh
tWRpwl
tWRpwh
tWRpwl
tWRpwh
tWRpwl
tFAH
tSFA
tFDH
tSFD
N+2
tFDH
tSFD
N+3
tFDH
tSFD tFDH
tPEpwh
tPEpwl
t=0
t=2
t =1
t=3
T=0
T=2
T=1
T=3
T=6
T=9
T=5
T=8
T=4
T=7
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com