数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PI2002 数据表(PDF) 8 Page - Vicor Corporation

部件名 PI2002
功能描述  Active ORing Controller IC with Load Disconnect Feature
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  VICOR [Vicor Corporation]
网页  http://www.vicorpower.com
标志 VICOR - Vicor Corporation

PI2002 数据表(HTML) 8 Page - Vicor Corporation

Back Button PI2002 Datasheet HTML 4Page - Vicor Corporation PI2002 Datasheet HTML 5Page - Vicor Corporation PI2002 Datasheet HTML 6Page - Vicor Corporation PI2002 Datasheet HTML 7Page - Vicor Corporation PI2002 Datasheet HTML 8Page - Vicor Corporation PI2002 Datasheet HTML 9Page - Vicor Corporation PI2002 Datasheet HTML 10Page - Vicor Corporation PI2002 Datasheet HTML 11Page - Vicor Corporation PI2002 Datasheet HTML 12Page - Vicor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 23 page
background image
Picor Corporation • picorpower.com
PI2002
Rev1.1 Page 8 of 23
When the input source voltage is applied and before
the MOSFET is fully enhanced, a voltage greater
than the Forward Over-Current (FOC) Threshold
may be present across the MOSFET. To avoid an
erroneous FOC detection, a VGS detector blanks
the FOC and FWD comparators from initiating a
fault, until the GATE pin reaches 45% of VG-CLMP. If
VC is too low to establish the Gate Clamp condition
the reference for detection is 45% of {VC-V(SN) -
0.25V}.
The GATE pin pulls low under the following fault
conditions:
Reverse Current
Forward Over-Current “AND” clamp detector is
cleared
Over Temperature
Input Under-Voltage
Input Over-Voltage “AND” nominal Forward
Current
VC pin Under-Voltage
Fault:
The fault circuit output is an open collector with 40μs
delay to prevent any false triggering. The FT pin
will be pulled low when any of the following faults
occurs:
Reverse Current
Forward Over-Current “AND” clamp detector is
cleared
Forward Low Current “AND” clamp detector is
cleared
Over Temperature
Input Under-Voltage
Input Over-Voltage “AND” nominal Forward
Current
VC pin Under-Voltage
The Forward Current fault condition occurs when the
MOSFETs gates are high but are not conducting a
significant level of forward current or may indicate
the MOSFETs are shorted either internally or
externally (VD1-D2 < 6mV).
The VGS detector prevents FOC or FWD from
initiating a fault when the MOSFET gate is low. The
gate to SN voltage has to reach sufficient voltage to
establish the Rds(on) condition before these faults
are detected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com