数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F103C4T6ATR 数据表(PDF) 34 Page - STMicroelectronics

部件名 STM32F103C4T6ATR
功能描述  Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103C4T6ATR 数据表(HTML) 34 Page - STMicroelectronics

Back Button STM32F103C4T6ATR Datasheet HTML 30Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 31Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 32Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 33Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 34Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 35Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 36Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 37Page - STMicroelectronics STM32F103C4T6ATR Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 80 page
background image
Electrical characteristics
STM32F103x4, STM32F103x6
34/80
Doc ID 15060 Rev 3
Table 13.
Maximum current consumption in Run mode, code with data processing
running from Flash
Symbol
Parameter
Conditions
fHCLK
Max(1)
1.
Based on characterization, not tested in production.
Unit
TA = 85 °C
TA = 105 °C
IDD
Supply current in
Run mode
External clock(2), all
peripherals enabled
2.
External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.
72 MHz
45
46
mA
48 MHz
32
33
36 MHz
26
27
24 MHz
18
19
16 MHz
13
14
8 MHz
7
8
External clock(2), all
peripherals disabled
72 MHz
30
31
48 MHz
23
24
36 MHz
19
20
24 MHz
13
14
16 MHz
10
11
8 MHz
6
7
Table 14.
Maximum current consumption in Run mode, code with data processing
running from RAM
Symbol
Parameter
Conditions
fHCLK
Max(1)
1.
Based on characterization, tested in production at VDD max, fHCLK max.
Unit
TA = 85 °C
TA = 105 °C
IDD
Supply
current in
Run mode
External clock(2), all
peripherals enabled
2.
External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.
72 MHz
41
42
mA
48 MHz
27
28
36 MHz
20
21
24 MHz
14
15
16 MHz
10
11
8 MHz
6
7
External clock(2), all
peripherals disabled
72 MHz
27
28
48 MHz
19
20
36 MHz
15
16
24 MHz
10
11
16 MHz
7
8
8 MHz
5
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com