STM32F103C4T6ATR datasheet(51/80 Pages) STMICROELECTRONICS

51 / 80 page

STM32F103x4, STM32F103x6

Electrical characteristics

Doc ID 15060 Rev 3

51/80

5.3.11

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is

stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are

applied to the pins of each sample according to each pin combination. The sample size

depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test

conforms to the JESD22-A114/C101 standard.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up

performance:

●

A supply overvoltage is applied to each power supply pin

●

A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 32.

ESD absolute maximum ratings

Symbol

Ratings

Conditions

Class

Maximum value(1)

Based on characterization results, not tested in production.

Unit

VESD(HBM)

Electrostatic discharge

voltage (human body model)

TA +25 °C

conforming to

JESD22-A114

2000

VESD(CDM)

Electrostatic discharge

voltage (charge device

model)

TA +25 °C

conforming to

JESD22-C101

500

Table 33.

Electrical sensitivities

Symbol

Parameter

Conditions

Class

Static latch-up class

TA +105 °C conforming to JESD78A

II level A

STM32F103C4T6ATR 数据表(PDF) 51 Page - STMicroelectronics

STM32F103C4T6ATR 数据表(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载