MAXQ3183-RAN+ datasheet(24/102 Pages) MAXIM

24 / 102 page

Low-Power, Multifunction, Polyphase AFE

with Harmonics and Tamper Detect

______________________________________________________________________________________

Figures 5 and 6 show typical 2-byte reading and writing

transfers (without CRC byte).

Host Software Design

Individual message bytes sent through the SPI are

processed in a software routine contained in the ROM

firmware. For this reason, it is necessary to provide a

delay between successive bytes. This byte spacing

must be no less than 400 system clocks to ensure that

the MAXQ3183 has a chance to read and process the

byte before the arrival of the next one. It is strongly rec-

ommended that CRC be enabled for both read and

write to achieve reliable operations.

Data and device command and control information are

located in internal registers. Registers range from 8 to 64

bits in length and are divided into RAM-based registers

and virtual registers. The RAM-based registers contain

both operating parameters and measurement results.

To read any virtual power registers, the host must first

confirm that the DSPRDY bit of the IRQ_FLAG register

is set, which indicates the last DSP cycle has complet-

ed, then proceed to reading all the desired virtual

power registers. For best communication efficiency, it is

recommended to complete reading the virtual power

registers before reading other registers. Virtual power

cycle time, from the moment DSPRDY bit is set. Do not

forget to clear the DSPRDY bit, otherwise, host software

is not able to detect the completion of the new DSP

cycle. The MAXQ3183 does not clear the bit; it only

sets the bit whenever a DSP cycle processing is com-

pleted. Users can clear the bit directly after the confir-

mation that the bit is set. Clearing the DSPRDY bit does

not affect the DSP processing.

SSEL

SCLK

MOSI

MISO

READING DATA FROM MAXQ3183 THROUGH SPI INTERFACE

00 01

ADDRESS

DUMMY

0xC1

0xC2

NACK (0x4E)

DATA LSB

DATA MSB

ACK (0x41)

SSEL

SCLK

MOSI

MISO

10 01

ADDRESS

DUMMY

0xC1

0xC2

ACK (0x41)

NACK (0x4E)

ACK (0x41)

WRITING DATA TO MAXQ3183 THROUGH SPI INTERFACE

DATA LSB

DATA MSB

Figure 6. Write SPI Transfer

Figure 5. Read SPI Transfer

MAXQ3183-RAN+ 数据表(PDF) 24 Page - Maxim Integrated Products

MAXQ3183-RAN+ 数据表(HTML) 24 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MAXQ3183-RAN+ 数据表(PDF) 24 Page - Maxim Integrated Products

MAXQ3183-RAN+ 数据表(HTML) 24 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载