MPC8544EBVTALG datasheet(37/120 Pages) FREESCALE

37 / 120 page

MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

Enhanced Three-Speed Ethernet (eTSEC), MII Management

8.7.1

TBI Transmit AC Timing Specifications

Table 34 provides the TBI transmit AC timing specifications.

Figure 19 shows the TBI transmit AC timing diagram.

Figure 19. TBI Transmit AC Timing Diagram

8.7.2

TBI Receive AC Timing Specifications

Table 35 provides the TBI receive AC timing specifications.

Table 34. TBI Transmit AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%..

Parameter/Condition

Symbol1

Min

Typ

Max

Unit

Notes

GTX_CLK clock period

tGTX

—8.0

—

GTX_CLK to TCG[9:0] delay time

tTTKHDX

0.2

—

5.0

GTX_CLK rise (20%–80%)

tTTXR

——

1.0

—

GTX_CLK fall time (80%–20%)

tTTXF

——

1.0

—

Notes:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state )(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tTTKHDV symbolizes the TBI

transmit timing (TT) with respect to the time from tTTX (K) going high (H) until the referenced data signals (D) reach the valid

state (V) or setup time. Also, tTTKHDX symbolizes the TBI transmit timing (TT) with respect to the time from tTTX (K) going

high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference

symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript

of tTTX represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate

letter: R (rise) or F (fall).

2. Data valid tTTKHDV to GTX_CLK Min setup time is a function of clock period and max hold time (Min setup = cycle time –

Max delay).

Table 35. TBI Receive AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%.

Parameter/Condition

Symbol1

Min

Typ

Max

Unit

Notes

PMA_RX_CLK[0:1] clock period

tTRX

—

16.0

—

PMA_RX_CLK[0:1] skew

tSKTRX

7.5

—

8.5

—

GTX_CLK

TCG[9:0]

tTTX

tTTXH

tTTXR

tTTXF

tTTKHDV

tTTKHDX

MPC8544EBVTALG 数据表(PDF) 37 Page - Freescale Semiconductor, Inc

MPC8544EBVTALG 数据表(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载