数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8544EBVTALG 数据表(PDF) 60 Page - Freescale Semiconductor, Inc

部件名 MPC8544EBVTALG
功能描述  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8544EBVTALG 数据表(HTML) 60 Page - Freescale Semiconductor, Inc

Back Button MPC8544EBVTALG Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8544EBVTALG Datasheet HTML 64Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 120 page
background image
MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3
60
Freescale Semiconductor
I
2C
13.2
I2C AC Electrical Specifications
Table 52 provides the AC timing parameters for the I2C interfaces.
Input current each I/O pin (input voltage is between
0.1
× OVDD and 0.9 × OVDD(max)
II
–10
10
μA3
Capacitance for each I/O pin
CI
—10
pF
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the
MPC8544EPowerQUICC III Integrated Communications Host Processor Reference Manual for information on
the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OVDD is switched off.
Table 52. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 51).
Parameter
Symbol1
Min
Max
Unit
Notes
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
1.3
μs—
High period of the SCL clock
tI2CH
0.6
μs—
Setup time for a repeated START condition
tI2SVKH
0.6
μs—
Hold time (repeated) START condition (after this period,
the first clock pulse is generated)
tI2SXKL
0.6
μs—
Data setup time
tI2DVKH
100
ns
Data hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
0
μs2
Data output delay time
tI2OVKL
—0.9
3
Set-up time for STOP condition
tI2PVKH
0.6
μs—
Rise time of both SDA and SCL signals
tI2CR
20 + 0.1 Cb
300
ns
4
Fall time of both SDA and SCL signals
tI2CF
20 + 0.1 Cb
300
ns
4
Bus free time between a STOP and START condition
tI2KHDX
1.3
μs—
Noise margin at the LOW level for each connected device
(including hysteresis)
VNL
0.1
× OVDD
—V
Table 51. I2C DC Electrical Characteristics (continued)
At recommended operating conditions with OVDD of 3.3 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com