数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF2129AT 数据表(PDF) 39 Page - NXP Semiconductors

部件名 PCF2129AT
功能描述  Integrated RTC, TCXO and quartz crystal
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF2129AT 数据表(HTML) 39 Page - NXP Semiconductors

Back Button PCF2129AT Datasheet HTML 35Page - NXP Semiconductors PCF2129AT Datasheet HTML 36Page - NXP Semiconductors PCF2129AT Datasheet HTML 37Page - NXP Semiconductors PCF2129AT Datasheet HTML 38Page - NXP Semiconductors PCF2129AT Datasheet HTML 39Page - NXP Semiconductors PCF2129AT Datasheet HTML 40Page - NXP Semiconductors PCF2129AT Datasheet HTML 41Page - NXP Semiconductors PCF2129AT Datasheet HTML 42Page - NXP Semiconductors PCF2129AT Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 68 page
background image
PCF2129A_1
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 13 January 2010
39 of 68
NXP Semiconductors
PCF2129A
Integrated RTC, TCXO and quartz crystal
The pulse generator for the minute/second interrupt operates from an internal 64 Hz clock
and generates a pulse of 1
64 seconds in duration.
8.12.2 INT pulse shortening
If the MSF flag (register Control_2) is cleared before the end of the INT pulse, then the
INT pulse is shortened. This allows the source of a system interrupt to be cleared
immediately when it is serviced, i.e. the system does not have to wait for the completion of
the pulse before continuing; see Figure 22. Instructions for clearing the bit MSF can be
found in Section 8.10.5.
8.12.3 Watchdog timer interrupts
The generation of interrupts from the watchdog timer is controlled using the WD_CD bit
(register Watchdg_tim_ctl). The interrupt is generated as an active signal which follows
the status of the watchdog timer flag WDTF (register Control_2). No pulse generation is
possible for watchdog timer interrupts.
In this example, bit TI_TP is logic 0 and the MSF flag is cleared after an interrupt.
Fig 21. INT example for SI and MI when TI_TP is logic 0
001aag072
58
seconds counter
minutes counter
INT when SI enable
MSF when SI enable
INT when only MI enabled
MSF when only MI enabled
59
59
11
00
00
01
12
(1) Indicates normal duration of INT pulse.
The timing shown for clearing bit MSF is also valid for the non-pulsed interrupt mode, i.e. when
TI_TP is logic 0, where the INT pulse may be shortened by setting both bits MI and SI logic 0.
Fig 22. Example of shortening the INT pulse by clearing the MSF flag
001aaf908
58
seconds counter
MSF
INT
SCL
instruction
59
CLEAR INSTRUCTION
8th clock
(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com