数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF2129AT 数据表(PDF) 40 Page - NXP Semiconductors

部件名 PCF2129AT
功能描述  Integrated RTC, TCXO and quartz crystal
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF2129AT 数据表(HTML) 40 Page - NXP Semiconductors

Back Button PCF2129AT Datasheet HTML 36Page - NXP Semiconductors PCF2129AT Datasheet HTML 37Page - NXP Semiconductors PCF2129AT Datasheet HTML 38Page - NXP Semiconductors PCF2129AT Datasheet HTML 39Page - NXP Semiconductors PCF2129AT Datasheet HTML 40Page - NXP Semiconductors PCF2129AT Datasheet HTML 41Page - NXP Semiconductors PCF2129AT Datasheet HTML 42Page - NXP Semiconductors PCF2129AT Datasheet HTML 43Page - NXP Semiconductors PCF2129AT Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 68 page
background image
PCF2129A_1
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 13 January 2010
40 of 68
NXP Semiconductors
PCF2129A
Integrated RTC, TCXO and quartz crystal
The interrupt is cleared when the flag WDTF is reset. WDTF is a read only bit and cannot
be cleared by using the interface. Instructions for clearing it can be found in
Section 8.10.5.
8.12.4 Alarm interrupts
Generation of interrupts from the alarm function is controlled via the bit AIE (register
Control_2). If AIE is enabled, the INT pin will follow the status of bit AF (register
Control_2). Clearing AF will immediately clear INT. No pulse generation is possible for
alarm interrupts.
8.12.5 Timestamp interrupts
Interrupt generation from the timestamp function is controlled using the TSIE bit (register
Control_2). If TSIE is enabled the INT pin follows the status of the flags TSFx. Clearing
the flags TSFx immediately clears INT. No pulse generation is possible for timestamp
interrupts.
8.12.6 Battery switch-over interrupts
Generation of interrupts from the battery switch-over is controlled via the BIE bit (register
Control_3). If BIE is enabled, the INT pin follows the status of bit BF (register Control_3).
Clearing BF immediately clears INT. No pulse generation is possible for battery
switch-over interrupts.
8.12.7 Battery low detection interrupts
Generation of interrupts from the battery low detection is controlled via the BLIE bit
(register Control_3). If BLIE is enabled the INT pin will follow the status of bit BLF (register
Control_3). The interrupt is cleared when the battery is replaced (BLF is logic 0) or when
bit BLIE is disabled (BLIE is logic 0). BLF is read only and therefore cannot be cleared via
the interface.
Example where only the minute alarm is used and no other interrupts are enabled.
Fig 23. AF timing diagram
001aaf910
44
45
minute counter
minute alarm
AF
INT
SCL
instruction
45
CLEAR INSTRUCTION
8th clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com