 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MC68HC705MC4MP 数据表(PDF) 45 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705MC4MP 数据表(HTML) 45 Page - Freescale Semiconductor, Inc |
|
|
45 / 180 page  Interrupts Hardware Interrupts General Release Specification Interrupts ACK — IRQ Interrupt Request Acknowledge This bit is write only and will always read as a logic 0. Writing a logic 1 to this bit will acknowledge the interrupt by clearing the corresponding interrupt request bit. NOTE: The use of separate request and acknowledge bits allows the safe use of read-modify-write instructions (for example, BSET and BCLR) on the ISCR register. Figure 4-3. Interrupt Hardware Structure NOTE: When the edge- and level-sensitive mask option is selected, the voltage applied to the IRQ pin must return to the inactive state before the RTI instruction in the interrupt service routine is executed. If the IRQ pin remains in the active level, the interrupt service routine will be re-entered after the RTI is executed. Setting the ACK bit will have no effect under these circumstances. ACK REQ CLEAR Q D VDD INTERRUPT IRQ EDGE EDGE- AND LEVEL-SENSITIVE IRQS IRQM Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
