| 数据搜索系统,热门电子元器件搜索 |
|
MC68HC705MC4MP 数据表(PDF) 98 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705MC4MP 数据表(HTML) 98 Page - Freescale Semiconductor, Inc |
|
98 / 180 page ![]() Pulse Width Modulator MC68HC705MC4 — Rev. 2.0 Pulse Width Modulator The RATE register selects the PWM counter input clock rate, defining the PWM period. This register is buffered but not interlocked with other registers. Therefore, writes to the RATE register will become effective immediately (if the corresponding update bit has been set) or at the end of the current PWM period (if the corresponding update bit has been cleared), irrespective of the state of any interlock mechanism. Figure 10-2. PWM Register Structure WRITE ALL WRITES WRITE TO THE BUFFER REGISTERS TRANSFER ENABLES AT END OF PWMB PERIOD * ALL READS READ FROM THE EFFECTIVE REGISTERS TRANSFER ENABLES AT END OF PWMA PERIOD * WRITE $14 READ $14 CTL-A EFFECTIVE) CTL-A (BUFFER) WRITE $15 READ $15 CTL-B (EFFECTIVE) CTL-B (BUFFER) WRITE $16 READ $16 RATE (EFFECTIVE) RATE (BUFFER) $10 READ $10 DATA-A (EFFECTIVE) DATA-A (BUFFER) WRITE $12 READ $12 DATA-B (EFFECTIVE) DATA-B(BUFFER) $11 $13 $11 $13 *Subject to satisfying interlock conditions and the state of the corresponding UPDATE bit Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |