MC68HC705MC4MP datasheet(112/180 Pages) FREESCALE

112 / 180 page

Pulse Width Modulator

MC68HC705MC4 — Rev. 2.0

Pulse Width Modulator

Figure 10-16. PWM Interlock Mechanisms

Writing to the direct address will not activate the interlock mechanism

with the control register. The new value will be updated at the end of the

current PWM cycle if the update bit is clear. The new value will be

updated immediately if the update bit is set.

NOTE:

In either case above (write to interlock or direct addresses), the

additional interlock mechanism that interlocks channel A and channel B

together may preempt the transfer of the new data to the active registers.

See 10.7.2 Operation with the Same PWM Rates for more detail.

PWMx-D

PWMB-I

PWMB-D

PWMA-D

PWMB-I

PWMA-I

CTL-B

CTL-A

PWMA-I

CTL-A

CTL-B

CTL-A

CTL-x

CTL-B

PWMA-I

CTL-A

= Interlocks satisfied; active registers

will be updated at the end of the current

X = Either channel A or channel B register

PWMA-D

RA = RB

PWM cycle

≠ RB

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705MC4MP 数据表(PDF) 112 Page - Freescale Semiconductor, Inc

MC68HC705MC4MP 数据表(HTML) 112 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MC68HC705MC4MP 数据表(PDF) 112 Page - Freescale Semiconductor, Inc

MC68HC705MC4MP 数据表(HTML) 112 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载