数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC18F23K22-E/ML 数据表(PDF) 49 Page - Microchip Technology

部件名 PIC18F23K22-E/ML
功能描述  28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
PDF  496 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18F23K22-E/ML 数据表(HTML) 49 Page - Microchip Technology

Back Button PIC18F23K22-E/ML Datasheet HTML 45Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 46Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 47Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 48Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 49Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 50Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 51Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 52Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 53Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 496 page
background image
 2010 Microchip Technology Inc.
Preliminary
DS41412C-page 49
PIC18(L)F2X/4XK22
On transitions from RC_RUN mode to PRI_RUN mode,
the device continues to be clocked from the INTOSC
multiplexer while the primary clock is started. When the
primary clock becomes ready, a clock switch to the pri-
mary clock occurs (see Figure 3-3). When the clock
switch is complete, the HFIOFS or MFIOFS bit is
cleared, the OSTS bit is set and the primary clock is
providing the device clock. The IDLEN and SCS bits
are not affected by the switch. The LFINTOSC source
will continue to run if either the WDT or the Fail-Safe
Clock Monitor is enabled.
FIGURE 3-1:
TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE
FIGURE 3-2:
TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL)
Q4
Q3
Q2
OSC1
Peripheral
Program
Q1
SOSCI
Q1
Counter
Clock
CPU
Clock
PC + 2
PC
123
n-1
n
Clock Transition(1)
Q4
Q3
Q2
Q1
Q3
Q2
PC + 4
Note 1: Clock transition typically occurs within 2-4 TOSC.
Q1
Q3 Q4
OSC1
Peripheral
Program
PC
SOSC
PLL Clock
Q1
PC + 4
Q2
Output
Q3
Q4
Q1
CPU Clock
PC + 2
Clock
Counter
Q2
Q2
Q3
Note1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale.
2: Clock transition typically occurs within 2-4 TOSC.
SCS<1:0> bits Changed
TPLL(1)
12
n-1 n
Clock
OSTS bit Set
Transition(2)
TOST(1)
TABLE 3-2:
INTERNAL OSCILLATOR FREQUENCY STABILITY BITS
IRCF<2:0>
INTSRC
MFIOSEL
INTOSC Stability Indication
000
0
x
MFIOFS = 0, HFIOFS = 0 LFINTOSC
000
1
0
MFIOFS = 0, HFIOFS = 1 HFINTOSC
000
1
1
MFIOFS = 1, HFIOFS = 0 MFINTOSC
010 or 001
x
0
MFIOFS = 0, HFIOFS = 1 HFINTOSC
010 or 001
x
1
MFIOFS = 1, HFIOFS = 0 MFINTOSC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com