数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

325 数据表(PDF) 69 Page - Intel Corporation

部件名 325
功能描述  Celeron D Processor
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

325 数据表(HTML) 69 Page - Intel Corporation

Back Button 325 Datasheet HTML 65Page - Intel Corporation 325 Datasheet HTML 66Page - Intel Corporation 325 Datasheet HTML 67Page - Intel Corporation 325 Datasheet HTML 68Page - Intel Corporation 325 Datasheet HTML 69Page - Intel Corporation 325 Datasheet HTML 70Page - Intel Corporation 325 Datasheet HTML 71Page - Intel Corporation 325 Datasheet HTML 72Page - Intel Corporation 325 Datasheet HTML 73Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 82 page
background image
Datasheet
69
Features
6
Features
This chapter contains power-on configuration options and clock control/low power state
descriptions.
6.1
Power-On Configuration Options
Several configuration options can be configured by hardware. The Celeron D processor samples
the hardware configuration at reset, on the active-to-inactive transition of RESET#. For
specifications on these options, refer to Table 6-1.
The sampled information configures the processor for subsequent operation. These configuration
options cannot be changed except by another reset. All resets reconfigure the processor; for reset
purposes, the processor does not distinguish between a "warm" reset and a "power-on" reset.
6.2
Clock Control and Low Power States
The processor allows the use of AutoHALT, Stop-Grant, and Sleep states to reduce power
consumption by stopping the clock to internal sections of the processor, depending on each
particular state. See Figure 6-1 for a visual representation of the processor low power states.
6.2.1
Normal State—State 1
This is the normal operating state for the processor.
Table 6-1. Power-On Configuration Option Pins
Configuration Option
Pin1,2
NOTES:
1.
Asserting this signal during RESET# will select the corresponding option.
2.
Address pins not identified in this table as configuration options should not be asserted
during RESET#.
Output tristate
SMI#
Execute BIST
INIT#
In Order Queue pipelining (set IOQ depth to 1)
A7#
Disable MCERR# observation
A9#
Disable BINIT# observation
A10#
APIC Cluster ID (0-3)
A[12:11]#
Disable bus parking
A15#
Symmetric agent arbitration ID
BR0#
RESERVED
A[6:3]#, A8#, A[14:13]#, A[16:35]#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com