MPC8572ECLPXARLD datasheet(86/140 Pages) FREESCALE

部件名	MPC8572ECLPXARLD

功能描述	MPC8572E PowerQUICC III Integrated Processor Hardware Specifications

PDF	140 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

86 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

PCI Express

Figure 55. Minimum Transmitter Timing and Voltage Output Compliance Specifications

16.4.3

Differential Receiver (RX) Input Specifications

Table 62 defines the specifications for the differential input at all receivers (RXs). The parameters are

specified at the component pins.

Table 62. Differential Receiver (RX) Input Specifications

Symbol

Parameter

Min

Nominal

Max

Units

Comments

Unit Interval

399.88

400

400.12

Each UI is 400 ps ± 300 ppm. UI does not

account for Spread Spectrum Clock

dictated variations. See Note 1.

VRX-DIFFp-p

Differential Input

Peak-to-Peak

Voltage

0.175

—

1.200

VRX-DIFFp-p = 2*|VRX-D+ - VRX-D-|

See Note 2.

TRX-EYE

Minimum

Receiver Eye

Width

0.4

—

The maximum interconnect media and

Transmitter jitter that can be tolerated by the

Receiver can be derived as TRX-MAX-JITTER

= 1 - TRX-EYE= 0.6 UI.

See Notes 2 and 3.

MPC8572ECLPXARLD 数据表(PDF) 86 Page - Freescale Semiconductor, Inc

MPC8572ECLPXARLD 数据表(HTML) 86 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载