MPC8572ECLPXARLD datasheet(12/140 Pages) FREESCALE

12 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Electrical Characteristics

2.1.2

Recommended Operating Conditions

Table 2 provides the recommended operating conditions for this device. Note that the values shown are the

recommended and tested operating conditions. Proper device operation outside these conditions is not

guaranteed.

Table 2. Recommended Operating Conditions

Characteristic

Symbol Recommended Value Unit Notes

Core supply voltage

VDD

1.1 V ± 55 mV

—

PLL supply voltage

AVDD

1.1 V ± 55 mV

Core power supply for SerDes transceivers

SVDD

1.1 V ± 55 mV

—

Pad power supply for SerDes transceivers

XVDD

1.1 V ± 55 mV

—

DDR SDRAM

Controller I/O

supply voltage

DDR2 SDRAM Interface

GVDD

1.8 V ± 90 mV

—

DDR3 SDRAM Interface

1.5 V ± 75 mV

—

Three-speed Ethernet I/O voltage

LVDD

3.3 V ± 165 mV

2.5 V ± 125 mV

TVDD

3.3 V ± 165 mV

2.5 V ± 125 mV

DUART, system control and power management, I2C, and JTAG I/O voltage

OVDD

3.3 V ± 165 mV

Local bus and GPIO I/O voltage

BVDD

3.3 V ± 165 mV

2.5 V ± 125 mV

1.8 V ± 90 mV

V—

Input voltage

DDR2 and DDR3 SDRAM Interface signals

MVIN

GND to GVDD

DDR2 and DDR3 SDRAM Interface reference

MVREFn

GVDD/2 ± 1%

—

Three-speed Ethernet signals

LVIN

TVIN

GND to LVDD

GND to TVDD

Local bus and GPIO signals

BVIN

GND to BVDD

V—

Local bus, DUART, SYSCLK, Serial RapidIO, system

control and power management, I2C, and JTAG

signals

OVIN

GND to OVDD

Junction temperature range

0 to 105

°C—

Notes:

1. This voltage is the input to the filter discussed in Section 21.2.1, “PLL Power Supply Filtering,” and not necessarily the

voltage at the AVDD pin, that may be reduced from VDD by the filter.

2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

3. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

4. Caution: L/TVIN must not exceed L/TVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

MPC8572ECLPXARLD 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

MPC8572ECLPXARLD 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MPC8572ECLPXARLD 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

MPC8572ECLPXARLD 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载